OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 608

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
569 Added AM_SILENT_RULES for nicer builds olof 4738d 05h /openrisc/trunk/or1ksim
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4754d 01h /openrisc/trunk/or1ksim
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4764d 07h /openrisc/trunk/or1ksim
559 or1ksim - spr-def.sh fix for timer julius 4765d 19h /openrisc/trunk/or1ksim
556 or1ksim - added performance counters unit and test for it. julius 4770d 01h /openrisc/trunk/or1ksim
552 or1ksim - cpu/ cleanup - remove dynamic execution model WIP, and dlx, or16 targets julius 4771d 09h /openrisc/trunk/or1ksim
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4798d 06h /openrisc/trunk/or1ksim
532 Ensure the halted flag is cleared when the processor is unstalled. jeremybennett 4809d 02h /openrisc/trunk/or1ksim
510 Updates for release 0.5.1rc1. jeremybennett 4829d 09h /openrisc/trunk/or1ksim
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4830d 09h /openrisc/trunk/or1ksim
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4872d 02h /openrisc/trunk/or1ksim
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4895d 11h /openrisc/trunk/or1ksim
472 Various changes which improve the quality of the tracing. jeremybennett 4914d 12h /openrisc/trunk/or1ksim
461 Updated to be much stricter about usage. jeremybennett 4922d 09h /openrisc/trunk/or1ksim
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4922d 10h /openrisc/trunk/or1ksim
458 or1ksim testsuite updates julius 4923d 14h /openrisc/trunk/or1ksim
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4932d 05h /openrisc/trunk/or1ksim
451 More tidying up. jeremybennett 4943d 01h /openrisc/trunk/or1ksim
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4943d 05h /openrisc/trunk/or1ksim
443 Work in progress on more efficient Ethernet. jeremybennett 4948d 09h /openrisc/trunk/or1ksim
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4948d 23h /openrisc/trunk/or1ksim
440 Updated documentation to describe new Ethernet usage. jeremybennett 4950d 01h /openrisc/trunk/or1ksim
437 Or1ksim - ethernet peripheral update, working much better. julius 4957d 19h /openrisc/trunk/or1ksim
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4958d 19h /openrisc/trunk/or1ksim
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4962d 02h /openrisc/trunk/or1ksim
433 New single program interrupt test programs. jeremybennett 4963d 04h /openrisc/trunk/or1ksim
432 Updates to handle interrupts correctly. jeremybennett 4963d 05h /openrisc/trunk/or1ksim
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4966d 01h /openrisc/trunk/or1ksim
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.		 julius 4966d 05h /openrisc/trunk/or1ksim
428 or1ksim - adding preliminary PHY emulation to ethernet peripheral. julius 4969d 01h /openrisc/trunk/or1ksim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.