OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [cpu] - Rev 143

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5127d 19h /openrisc/trunk/or1ksim/cpu
127 New config option to allow l.xori with unsigned operand. jeremybennett 5141d 20h /openrisc/trunk/or1ksim/cpu
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5142d 15h /openrisc/trunk/or1ksim/cpu
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5142d 19h /openrisc/trunk/or1ksim/cpu
122 Added l.ror and l.rori with associated tests. jeremybennett 5143d 15h /openrisc/trunk/or1ksim/cpu
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5143d 16h /openrisc/trunk/or1ksim/cpu
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5144d 13h /openrisc/trunk/or1ksim/cpu
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5146d 16h /openrisc/trunk/or1ksim/cpu
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5147d 16h /openrisc/trunk/or1ksim/cpu
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5147d 17h /openrisc/trunk/or1ksim/cpu
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5148d 16h /openrisc/trunk/or1ksim/cpu
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5151d 16h /openrisc/trunk/or1ksim/cpu
104 Candidate release 0.4.0rc4 jeremybennett 5155d 00h /openrisc/trunk/or1ksim/cpu
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5163d 17h /openrisc/trunk/or1ksim/cpu
100 Single precision FPU stuff for or1ksim julius 5163d 20h /openrisc/trunk/or1ksim/cpu
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5169d 19h /openrisc/trunk/or1ksim/cpu
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5184d 01h /openrisc/trunk/or1ksim/cpu
96 Various changes which had not been picked up in earlier commits. jeremybennett 5185d 02h /openrisc/trunk/or1ksim/cpu
91 Tidy up of some obsolete configuration code. jeremybennett 5197d 15h /openrisc/trunk/or1ksim/cpu
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5197d 16h /openrisc/trunk/or1ksim/cpu
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5198d 16h /openrisc/trunk/or1ksim/cpu
80 Add missing configuration files to SVN. jeremybennett 5198d 19h /openrisc/trunk/or1ksim/cpu
19 Initial commit of Or1ksim 0.3.0 into the new repository jeremybennett 5529d 01h /openrisc/trunk/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.