OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] - Rev 637

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
634 orpsoc: atlys: autoregenerate coregen cores

Instead of keeping binary .ngc files of the coregen
generated cores, use coregen to generate them from the .xco
and .cgp file
stekern 4711d 11h /openrisc/trunk/orpsocv2
633 orpsoc: add Digilent Atlys spartan6 board README

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
632 orpsoc: add Digilent Atlys spartan6 board sw include file

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
631 orpsoc: add Digilent Atlys spartan6 board testbench

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
630 orpsoc: add Digilent Atlys spartan6 board backend

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
629 orpsoc: add Digilent Atlys spartan6 board or1ksim configuration

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
628 orpsoc: add Digilent Atlys spartan6 board Makefiles

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
627 orpsoc: add Digilent Atlys spartan6 board rtl

Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>
stekern 4711d 11h /openrisc/trunk/orpsocv2
619 ORPSoC OR1200 fix and regression test for bug 51.

signed-off Julius Baxter
reviewed by Stefan Kristiansson
julius 4732d 18h /openrisc/trunk/orpsocv2
618 Remove unused parameter Tp olof 4733d 01h /openrisc/trunk/orpsocv2
570 Fix white space in ethmac headers olof 4747d 20h /openrisc/trunk/orpsocv2
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4764d 04h /openrisc/trunk/orpsocv2
567 ORPSoC ethmac test and diagnosis software program updates. julius 4764d 07h /openrisc/trunk/orpsocv2
564 Update docs for new modules sub directory olof 4776d 17h /openrisc/trunk/orpsocv2
563 Search for external cores in <board>/modules path olof 4776d 17h /openrisc/trunk/orpsocv2
562 ORPSoC - board modelsim makefile tab/space fixup julius 4784d 01h /openrisc/trunk/orpsocv2
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.
julius 4784d 16h /openrisc/trunk/orpsocv2
558 ORPSoC makefile script fragments update. julius 4787d 05h /openrisc/trunk/orpsocv2
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4795d 03h /openrisc/trunk/orpsocv2
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4795d 20h /openrisc/trunk/orpsocv2
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4801d 22h /openrisc/trunk/orpsocv2
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4802d 05h /openrisc/trunk/orpsocv2
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4802d 05h /openrisc/trunk/orpsocv2
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4807d 19h /openrisc/trunk/orpsocv2
537 ORPSoC or1200 fix for l.rfe bug, and when multiply is disabled. julius 4818d 17h /openrisc/trunk/orpsocv2
536 ORPSoC - removing duplicate ethmac toplevel file. julius 4822d 06h /openrisc/trunk/orpsocv2
535 ORPSoC - adding sw tests for l.rfe julius 4823d 20h /openrisc/trunk/orpsocv2
530 ORPSoC update

Ethernet MAC Wishbone interface fixes

Beginnings of software update.

ML501 backend script fixes for new ISE
julius 4831d 05h /openrisc/trunk/orpsocv2
528 ORPSoC SPI flash programming link script bug fix julius 4836d 05h /openrisc/trunk/orpsocv2
506 ORPSoC or1200 interrupt and syscall generation test julius 4856d 23h /openrisc/trunk/orpsocv2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.