OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 422

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
422 Separates out --force actions, so only build dirs corresponding to targets being built are blown away. jeremybennett 5021d 23h /openrisc/trunk
421 Fixing some typos in bld-all.sh's --help printout and changed all
"cd .." lines to "cd -".
julius 5024d 20h /openrisc/trunk
420 New feature to trace instructions (option --trace). Manual updated to match. jeremybennett 5026d 19h /openrisc/trunk
419 ORPmon: Fixed interrupt routines in reset.S so they are compatible with new
GCC port (skip over redzone).
Added some defines to easily switch what is done when an error vector
is executed.
Added ability to print out EPCR when crashing.
Changed linker script back to one which doesn't skip over holes in SPI
flash memories.
julius 5026d 21h /openrisc/trunk
418 Or1ksim - adding new option when configuring memories, "exitnops" julius 5026d 21h /openrisc/trunk
417 ORPSoC re-adding doc automake files, this time not symlinks julius 5029d 18h /openrisc/trunk
416 ORPSoC doc cleanup - removing symlinks from automake'd docs build path julius 5029d 18h /openrisc/trunk
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.
julius 5029d 18h /openrisc/trunk
414 Updates to add -mredzone and improved GCC optimizations. jeremybennett 5030d 14h /openrisc/trunk
413 Fixed to combined bug in the assembler and linker. jeremybennett 5031d 16h /openrisc/trunk
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 5033d 08h /openrisc/trunk
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.
julius 5033d 20h /openrisc/trunk
410 ORPSoC: Adding README in root explaining how to build documentation, and
documentation fixup so it builds properly again.
julius 5034d 20h /openrisc/trunk
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.
julius 5034d 20h /openrisc/trunk
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 5035d 08h /openrisc/trunk
407 Update or1ksim version in toolchain script to rc2 julius 5035d 11h /openrisc/trunk
406 ORPmon indented files, bus, align and instruction errors vectors printf and reboot julius 5035d 12h /openrisc/trunk
405 ORPmon updates - ethernet driver updates julius 5035d 16h /openrisc/trunk
404 New scripts to build separate bare metal and Linux tool chains. Fixes to GDB so it builds with the Linux tool chain and uses RELA. Other minor fixes to the GCC tool chain. jeremybennett 5035d 16h /openrisc/trunk
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 5036d 14h /openrisc/trunk
402 Further updates to the compiler jeremybennett 5036d 19h /openrisc/trunk
401 Fixing find first one (ff1) and find last one (fl1) support in OR1200.

Updated documentation, adding missing l.ff1 and l.fl1 opcodes to supported
instructions table.
julius 5036d 19h /openrisc/trunk
400 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5036d 19h /openrisc/trunk
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5036d 21h /openrisc/trunk
398 ORPSoCv2 removing generic backend path - not needed julius 5037d 21h /openrisc/trunk
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.
julius 5038d 19h /openrisc/trunk
396 ORPSoCv2 final software fixes...for now. See updated README julius 5041d 18h /openrisc/trunk
395 ORPSoCv2 moving ethernet tests to correct place julius 5041d 19h /openrisc/trunk
394 ORPSoCv2 removing unused directories julius 5041d 19h /openrisc/trunk
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5041d 19h /openrisc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.