OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk] - Rev 466

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 5002d 11h /openrisc/trunk
465 ORPSoC SPI flash load Makefile and README updates. julius 5003d 01h /openrisc/trunk
464 More ORPmon updates. julius 5003d 02h /openrisc/trunk
463 ORPmon update julius 5003d 05h /openrisc/trunk
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5003d 10h /openrisc/trunk
461 Updated to be much stricter about usage. jeremybennett 5005d 05h /openrisc/trunk
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5005d 07h /openrisc/trunk
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 5005d 13h /openrisc/trunk
458 or1ksim testsuite updates julius 5006d 11h /openrisc/trunk
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5015d 01h /openrisc/trunk
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 5015d 02h /openrisc/trunk
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 5019d 04h /openrisc/trunk
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 5021d 06h /openrisc/trunk
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5021d 17h /openrisc/trunk
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 5022d 01h /openrisc/trunk
451 More tidying up. jeremybennett 5025d 21h /openrisc/trunk
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5026d 01h /openrisc/trunk
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 5027d 22h /openrisc/trunk
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 5028d 08h /openrisc/trunk
447 Updates to register order. jeremybennett 5029d 01h /openrisc/trunk
446 gdb-7.2 gdbserver updates. julius 5029d 20h /openrisc/trunk
445 gdbserver update to use kernel port ptrace register definitions. julius 5030d 17h /openrisc/trunk
444 Changes to ABI handling of varargs. jeremybennett 5031d 02h /openrisc/trunk
443 Work in progress on more efficient Ethernet. jeremybennett 5031d 05h /openrisc/trunk
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5031d 20h /openrisc/trunk
441 Changes for gdbserver. jeremybennett 5032d 02h /openrisc/trunk
440 Updated documentation to describe new Ethernet usage. jeremybennett 5032d 21h /openrisc/trunk
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.		 julius 5035d 01h /openrisc/trunk
438 Fix to newlib header and library locations. jeremybennett 5038d 02h /openrisc/trunk
437 Or1ksim - ethernet peripheral update, working much better. julius 5040d 16h /openrisc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.