OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc] - Rev 143

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5224d 22h /openrisc
142 added OpenRISC version rel3 marcus.erlandsson 5225d 01h /openrisc
141 added OpenRISC version rel3 marcus.erlandsson 5225d 01h /openrisc
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5226d 01h /openrisc
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5226d 23h /openrisc
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5226d 23h /openrisc
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5227d 01h /openrisc
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5227d 21h /openrisc
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5233d 02h /openrisc
134 Updates for stable release 0.4.0 jeremybennett 5233d 02h /openrisc
133 Patches for floating point support jeremybennett 5236d 22h /openrisc
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5236d 22h /openrisc
131 This brings the OpenRISC repository for GDB 6.8 into line with the patched
tool which is distributed. Missing Makefile.in and configure files are added.
jeremybennett 5236d 22h /openrisc
130 Updating uclibc patch julius 5238d 01h /openrisc
129 Previous commit was before saving file. jeremybennett 5238d 21h /openrisc
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5238d 21h /openrisc
127 New config option to allow l.xori with unsigned operand. jeremybennett 5238d 22h /openrisc
126 More explanation of l.xori. jeremybennett 5238d 22h /openrisc
125 Update to specification of l.xori. jeremybennett 5239d 05h /openrisc
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5239d 18h /openrisc
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5239d 22h /openrisc
122 Added l.ror and l.rori with associated tests. jeremybennett 5240d 18h /openrisc
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5240d 18h /openrisc
120 Documents exception generation by l.jalr and l.jr jeremybennett 5240d 18h /openrisc
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5241d 06h /openrisc
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5241d 15h /openrisc
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5243d 18h /openrisc
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5243d 18h /openrisc
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5244d 18h /openrisc
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5244d 19h /openrisc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.