OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc] - Rev 237

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
237 Fixes bug in handling single stepping. jeremybennett 5123d 03h /openrisc
236 Terminate execution on NOP_EXIT, even if debugging, add support for RSP qAttached packet, stall in library after single instruction is ST bit is set in SPR DMR1. Fix softfloat to allow compilation with -O0 for debugging.

* configure: Regenerated.
* configure.ac: Version changed to current date. Test for
varargs.h dropped.
* cpu/or32/insnset.c <l_nop>: Terminate execution on NOP_EXIT,
even if debugging.
* debug/rsp-server.c (rsp_query): Added support for qAttached
packet.
* libtoplevel.c (or1ksim_run): Stall after a single instruction if
SPR_DMR1_ST flag is set.
* softfloat/host.h: Make #define of INLINE conditional, to allow
the user to override.
* softfloat/README: Added instructions for non-optimized compilation.
* softfloat/softfloat-macros: Add a conditional #ifndef
NO_SOFTFLOAT_UNUSUED around unused functions.
jeremybennett 5123d 04h /openrisc
235 Removed support for old OpenRISC JTAG Remote Protocol. jeremybennett 5123d 09h /openrisc
234 Minor tidy ups. DOS end of line chars fixed. jeremybennett 5124d 10h /openrisc
233 New softfloat FPU and testfloat sw for or1ksim julius 5124d 21h /openrisc
232 Brought documentation up to date. jeremybennett 5125d 08h /openrisc
231 Japanes translation of the OpenRISC specification by Takashi Okawa. jeremybennett 5125d 12h /openrisc
230 Changed library interface. Fixed namespace problems with instruction lookup in library.

* configure: Regenerated.
* configure.ac: Version changed to current date.
* cpu/or1k/opcode/or32.h <or1ksim_build_automata>: Renamed from
build_automata.
<l_none, num_opcodes, insn_index>: Deleted.
<or1ksim_op_start>: Renamed from op_start.
<or1ksim_automata>: Renamed from automata.
<or1ksim_ti>: Renamed from ti.
<or1ksim_or32_opcodes>: Renamed from or32_opcodes.
<or1ksim_disassembled>: Renamed from disassembled.
<or1ksim_insn_len>: Renamed from insn_len.
<or1ksim_insn_name>: Renamed from insn_name.
<or1ksim_destruct_automata>: Renamed from destruct_automata.
<or1ksim_insn_decode>: Renamed from insn_decode.
<or1ksim_disassemble_insn>: Renamed from disassemble_insn.
<or1ksim_disassemble_index>: Renamed from disassemble_index.
<or1ksim_extend_imm>: Renamed from extend_imm.
<or1ksim_or32_extract>: Renamed from or32_extract
* cpu/or32/or32.c, cpu/or32/execute.c, cpu/or32/generate.c,
* cpu/common/stats.c, cpu/common/abstract.c, cpu/common/parse.c,
* cpu/or1k/opcode/or32.h, cuc/load.c, cuc/cuc.c,
* support/dumpverilog.c, toplevel-support.c: Renaming
corresponding to changes in cpu/or1k/opcode/or32.h.
* cpu/or32/execute-fp.h: Deleted
* cpu/or32/generate.c <include_strings>: Remove reference to
execute-fp.h
* cpu/or32/execute.c <host_fp_rm>: Declared static.
(fp_set_flags_restore_host_rm, fp_set_or1k_rm): Declared static,
forward declaration removed.
* or1ksim.h (or1ksim_read_mem, or1ksim_write_mem): addr arg
changed to unsigned long int.
(or1ksim_read_spr): sprval_ptr arg changed to unsigned long int *.
(or1ksim_write_spr): sprval arg changed to unsigned long int.
(or1ksim_read_reg): regval_ptr arg changed to unsigned long int *.
(or1ksim_write_reg): regval arg changed to unsigned long int.
* libtoplevel.c (or1ksim_read_mem, or1ksim_write_mem): addr arg
changed to unsigned long int.
(or1ksim_read_spr): sprval_ptr arg changed to unsigned long int *.
(or1ksim_write_spr): sprval arg changed to unsigned long int.
(or1ksim_read_reg): regval_ptr arg changed to unsigned long int *.
(or1ksim_write_reg): regval arg changed to unsigned long int.
jeremybennett 5126d 02h /openrisc
229 Changes to allow GDB 7.1 tests to run and to remove a couple of $Id$ that were confusing SVN. jeremybennett 5126d 06h /openrisc
228 Updated for separate compilation etc of GDB 7.1 jeremybennett 5126d 13h /openrisc
227 GDB 7.1 for OpenRISC 1000. Initial checkin. jeremybennett 5127d 01h /openrisc
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5128d 02h /openrisc
225 Fix GDB to work with Or1ksim, so target sim works. Sync GDB with binutils 2.20.1. jeremybennett 5128d 09h /openrisc
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5128d 10h /openrisc
223 A tag of the GDB source immediately prior to syncing the binutils library components with binutils 2.20.1. jeremybennett 5131d 02h /openrisc
222 Tags Directory for revisions to GDB 6.8. jeremybennett 5131d 02h /openrisc
221 Tags directory for gnu-src. The structure below this mirrors the trunk. jeremybennett 5131d 02h /openrisc
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5135d 01h /openrisc
219 Fixes to OR32 testing of gas jeremybennett 5135d 05h /openrisc
218 Update to allow automatic checking of all the tools and libraries. jeremybennett 5136d 05h /openrisc
217 Minor tidy up. jeremybennett 5136d 06h /openrisc
216 Remove unneeded printf from wrapper.c Update ChangeLogs for recent changes. jeremybennett 5137d 10h /openrisc
215 Sync up of various files. jeremybennett 5137d 10h /openrisc
214 Fixes so the newlib procs are properly loaded. jeremybennett 5138d 05h /openrisc
213 Add checks for zlib, so we'll work OK with a modern binutils. jeremybennett 5138d 07h /openrisc
212 Patch to fix linking to newlib with -lg. jeremybennett 5138d 11h /openrisc
211 Remove parallel compilation for GCC. jeremybennett 5139d 01h /openrisc
210 Patched scripts to support an embedded system. jeremybennett 5139d 01h /openrisc
209 Updated to use newlib 1.18.0. jeremybennett 5139d 02h /openrisc
208 Updated for Newlib 1.18.0 jeremybennett 5139d 03h /openrisc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.