OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [branch_qmem] - Rev 1209

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1209 Fixed instantiation name. lampret 7526d 17h /or1k/branches/branch_qmem
1207 Static exception prefix. lampret 7526d 17h /or1k/branches/branch_qmem
1206 Static exception prefix. lampret 7526d 18h /or1k/branches/branch_qmem
1175 Added three missing wire declarations. No functional changes. lampret 7673d 16h /or1k/branches/branch_qmem
1173 Added QMEM. lampret 7676d 01h /or1k/branches/branch_qmem
1172 Added embedded memory QMEM. lampret 7676d 02h /or1k/branches/branch_qmem
1171 Added embedded memory QMEM. lampret 7676d 02h /or1k/branches/branch_qmem
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7708d 14h /or1k/branches/branch_qmem
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7708d 14h /or1k/branches/branch_qmem
1160 added missing .rodata.* section into rom linker script phoenix 7739d 15h /or1k/branches/branch_qmem
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7751d 17h /or1k/branches/branch_qmem
1158 Added simple uart test case. lampret 7752d 18h /or1k/branches/branch_qmem
1157 Added syscall test case. lampret 7752d 19h /or1k/branches/branch_qmem
1156 Tick timer test case added. lampret 7753d 15h /or1k/branches/branch_qmem
1155 No functional change. Only added customization for exception vectors. lampret 7754d 19h /or1k/branches/branch_qmem
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).
sfurman 7762d 10h /or1k/branches/branch_qmem
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.
sfurman 7762d 21h /or1k/branches/branch_qmem
1152 *** empty log message *** phoenix 7763d 01h /or1k/branches/branch_qmem
1151 *** empty log message *** phoenix 7763d 01h /or1k/branches/branch_qmem
1150 remove unneded include phoenix 7763d 03h /or1k/branches/branch_qmem
1149 *** empty log message *** phoenix 7763d 14h /or1k/branches/branch_qmem
1148 *** empty log message *** phoenix 7763d 14h /or1k/branches/branch_qmem
1147 remove unneeded include phoenix 7763d 14h /or1k/branches/branch_qmem
1146 cygwin fix phoenix 7763d 14h /or1k/branches/branch_qmem
1145 1) Fix trivial bug w/ transmitter empty interrupts that I introduced in the
last check-in.
2) Improve printed output from debugging-only uart_status() routine.
sfurman 7763d 15h /or1k/branches/branch_qmem
1144 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7765d 21h /or1k/branches/branch_qmem
1143 Make UART transmitter-empty interrupts match both 16450 and 16550 behavior. sfurman 7766d 11h /or1k/branches/branch_qmem
1142 Speed up gdb when running with serial targets:

When generating backtraces, the prologue of each function is scanned
at least three times by architecture-independent code, e.g. to
determine offsets of saved registers, identify frameless functions,
etc. This new code adds straightforward caching of the information
gleaned by or1k_scan_prologue() on a per-frame basis rather than
storing it in global static variables. (This benefits both JTAG and
serial gdb targets, though the JTAG target runs fast enough that it is
not particularly needed.)

When the register set is dumped by the serial target, e.g. at any
breakpoint or interrupt, the 32 vector/FP registers were included in
the dump (each 8 bytes long), though they aren't implemented. The new
code tells gdb that unimplemented registers have zero length in the
dump.
sfurman 7766d 11h /or1k/branches/branch_qmem
1141 WB = 1/2 RISC clock test code enabled. lampret 7767d 20h /or1k/branches/branch_qmem
1140 Fixed OR1200_CLKDIV_x_SUPPORTED defines. Fixed order of ifdefs. lampret 7767d 20h /or1k/branches/branch_qmem

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.