OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [MW_0_8_9PRE7/] - Rev 653

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
653 Some cleanup. simons 8177d 04h /or1k/tags/MW_0_8_9PRE7
652 Some cleanup. simons 8177d 05h /or1k/tags/MW_0_8_9PRE7
651 Some cleanup. simons 8177d 05h /or1k/tags/MW_0_8_9PRE7
650 Some cleanup. simons 8177d 06h /or1k/tags/MW_0_8_9PRE7
649 Some cleanup. simons 8177d 06h /or1k/tags/MW_0_8_9PRE7
648 fb now works in system memory markom 8178d 15h /or1k/tags/MW_0_8_9PRE7
647 some changes to fb to make it compatible with HW markom 8179d 10h /or1k/tags/MW_0_8_9PRE7
646 some bugs fixed markom 8179d 11h /or1k/tags/MW_0_8_9PRE7
645 simple frame buffer peripheral with test added markom 8179d 15h /or1k/tags/MW_0_8_9PRE7
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8180d 10h /or1k/tags/MW_0_8_9PRE7
643 Quick bug fix. ivang 8180d 10h /or1k/tags/MW_0_8_9PRE7
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8180d 10h /or1k/tags/MW_0_8_9PRE7
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8180d 11h /or1k/tags/MW_0_8_9PRE7
640 Merge profiler and mprofiler with sim. ivang 8180d 12h /or1k/tags/MW_0_8_9PRE7
639 MMU cache inhibit bit test added. simons 8183d 03h /or1k/tags/MW_0_8_9PRE7
638 TLBTR CI bit is now working properly. simons 8183d 03h /or1k/tags/MW_0_8_9PRE7
637 Updated file names. lampret 8183d 04h /or1k/tags/MW_0_8_9PRE7
636 Fixed combinational loops. lampret 8183d 04h /or1k/tags/MW_0_8_9PRE7
635 Fixed Makefile bug. ivang 8183d 06h /or1k/tags/MW_0_8_9PRE7
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8184d 07h /or1k/tags/MW_0_8_9PRE7
633 Bug fix in command line parser. ivang 8184d 08h /or1k/tags/MW_0_8_9PRE7
632 profiler and mprofiler merged into sim. ivang 8185d 03h /or1k/tags/MW_0_8_9PRE7
631 Real cache access is simulated now. simons 8186d 02h /or1k/tags/MW_0_8_9PRE7
630 some bug fixes in store buffer analysis markom 8186d 11h /or1k/tags/MW_0_8_9PRE7
629 typo fixed markom 8186d 14h /or1k/tags/MW_0_8_9PRE7
627 or32 restored markom 8186d 15h /or1k/tags/MW_0_8_9PRE7
626 store buffer added markom 8186d 15h /or1k/tags/MW_0_8_9PRE7
625 Bus error bug fixed. Cache routines added. simons 8187d 07h /or1k/tags/MW_0_8_9PRE7
624 Added logging of writes/read to/from SPR registers. ivang 8187d 07h /or1k/tags/MW_0_8_9PRE7
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8187d 09h /or1k/tags/MW_0_8_9PRE7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.