OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [before_ORP] - Rev 808

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
808 Elf support added. simons 8160d 06h /or1k/tags/before_ORP
807 sched files moved to support dir markom 8161d 09h /or1k/tags/before_ORP
806 uart now partially uses scheduler markom 8161d 09h /or1k/tags/before_ORP
805 kbd, fb, vga devices now uses scheduler markom 8161d 09h /or1k/tags/before_ORP
804 memory regions can now overlap with MC -- not according to MC spec markom 8162d 03h /or1k/tags/before_ORP
803 Free irq handler fixed. simons 8164d 21h /or1k/tags/before_ORP
802 Cache and tick timer tests fixed. simons 8166d 07h /or1k/tags/before_ORP
801 l.muli instruction added markom 8168d 03h /or1k/tags/before_ORP
800 Bug fixed. simons 8169d 01h /or1k/tags/before_ORP
799 Wrapping around 512k boundary to simulate real hw. simons 8172d 18h /or1k/tags/before_ORP
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8172d 18h /or1k/tags/before_ORP
797 Changed hardcoded address for fake MC to use a define. lampret 8172d 20h /or1k/tags/before_ORP
796 Removed unused ports wb_clki and wb_rst_i lampret 8172d 20h /or1k/tags/before_ORP
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8173d 00h /or1k/tags/before_ORP
794 Added again just recently removed full_case directive lampret 8173d 00h /or1k/tags/before_ORP
793 Added synthesis off/on for timescale.v included file. lampret 8173d 00h /or1k/tags/before_ORP
792 Fixed port names that changed. lampret 8173d 00h /or1k/tags/before_ORP
791 Fixed some ports in instnatiations that were removed from the modules lampret 8173d 00h /or1k/tags/before_ORP
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8173d 00h /or1k/tags/before_ORP
789 Added response from memory controller (addr 0x60000000) lampret 8173d 01h /or1k/tags/before_ORP
788 Some of the warnings fixed. lampret 8173d 01h /or1k/tags/before_ORP
787 Added romfs.tgz lampret 8173d 20h /or1k/tags/before_ORP
786 Moved UCF constraint file to the backend directory. lampret 8173d 20h /or1k/tags/before_ORP
785 Added XSV specific documentation. lampret 8173d 20h /or1k/tags/before_ORP
784 Added soem missing files. lampret 8173d 20h /or1k/tags/before_ORP
783 Added sim directory and sub files/dirs. lampret 8173d 20h /or1k/tags/before_ORP
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8173d 20h /or1k/tags/before_ORP
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8173d 20h /or1k/tags/before_ORP
780 Added libraries. lampret 8173d 20h /or1k/tags/before_ORP
779 Added bench directory lampret 8173d 21h /or1k/tags/before_ORP

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.