OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu/] [or32] - Rev 500

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
500 Added .cvsignore files for annoying generated files erez 8230d 06h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
498 Fixed data type bug in l_mac() that caused incorrect calculation of MACHI. Possible that l_msb has the same bug. lampret 8241d 15h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
497 Fixed encoding of the following insns: l.mac,l.msb,l.maci,l.mtspr,l.mfspr lampret 8241d 16h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
494 trace.h removed; removed absolete trace_fd code - use exe_log instead markom 8242d 03h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
482 profiling uses l.jr instead of obsolete l.jalr markom 8244d 01h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8244d 02h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
464 Some small bugs fixed. simons 8244d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
458 Align, bus error and range exception fixed. simons 8245d 18h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
437 When lsu instruction produce exception registers are preserved. simons 8251d 02h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
431 stepping over breakpoint added markom 8251d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
416 IMMU bugs fixed. simons 8254d 17h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
394 dependency joined with dependstats; history moved to sim section markom 8265d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
393 messages: exception on many places changed to abort markom 8265d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
389 Changed default delay for load and store in superscalar cpu. lampret 8265d 19h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
378 cleanup in testbench; pc divided into ppc and npc markom 8266d 08h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
374 *** empty log message *** simons 8267d 00h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8267d 06h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8272d 08h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
355 uart VAPI model improved; changes to MC and eth. markom 8273d 05h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
349 Some bugs regarding cache simulation fixed. simons 8276d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8279d 05h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
306 corrected lots of bugs markom 8285d 07h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
303 Fixed reset exception (ESR0) and added some SPRs to executed.log lampret 8285d 20h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
294 improved config parser markom 8286d 08h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
293 added draft VAPI files; added verbose option to sim section markom 8286d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
269 added labels; corrected false if clause, preventing to fill iqueue markom 8288d 09h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
264 updated cpu config section; added sim config section markom 8291d 02h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
263 configure for cpu; modified command line options markom 8291d 03h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
262 small bug in build_automata fixed; configure for memory markom 8291d 04h /or1k/tags/nog_patch_42/or1ksim/cpu/or32
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8291d 06h /or1k/tags/nog_patch_42/or1ksim/cpu/or32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.