OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu] - Rev 1178

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1178 avoid another immu exception that should not happen phoenix 7703d 16h /or1k/tags/nog_patch_42/or1ksim/cpu
1177 more informative output phoenix 7704d 23h /or1k/tags/nog_patch_42/or1ksim/cpu
1174 fix for immu exceptions that never should have happened phoenix 7706d 18h /or1k/tags/nog_patch_42/or1ksim/cpu
1170 Added support for l.addc instruction. csanchez 7714d 22h /or1k/tags/nog_patch_42/or1ksim/cpu
1169 Added support for l.addc instruction. csanchez 7714d 23h /or1k/tags/nog_patch_42/or1ksim/cpu
1150 remove unneded include phoenix 7795d 03h /or1k/tags/nog_patch_42/or1ksim/cpu
1117 Ignore generated files for CVS purposes sfurman 7838d 19h /or1k/tags/nog_patch_42/or1ksim/cpu
1114 Added cvs log keywords lampret 7869d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
1106 Cache invalidate bug fixed again (it was ok before). simons 7919d 02h /or1k/tags/nog_patch_42/or1ksim/cpu
1097 Cache invalidate bug fixed. simons 7925d 21h /or1k/tags/nog_patch_42/or1ksim/cpu
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7932d 17h /or1k/tags/nog_patch_42/or1ksim/cpu
1061 ELF sym loading improved markom 7979d 04h /or1k/tags/nog_patch_42/or1ksim/cpu
1049 Added "breaks" command that prints all set breakpoints. ivang 8006d 01h /or1k/tags/nog_patch_42/or1ksim/cpu
1034 Fixed encoding for l.div/l.divu. lampret 8011d 16h /or1k/tags/nog_patch_42/or1ksim/cpu
1025 PRINTF/printf mess fixed. simons 8014d 22h /or1k/tags/nog_patch_42/or1ksim/cpu
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 8015d 07h /or1k/tags/nog_patch_42/or1ksim/cpu
997 PRINTF should be used instead of printf; command redirection repaired markom 8027d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
992 A bug when cache enabled and bus error comes fixed. simons 8029d 01h /or1k/tags/nog_patch_42/or1ksim/cpu
970 Testbench is now running on ORP architecture platform. simons 8034d 20h /or1k/tags/nog_patch_42/or1ksim/cpu
914 SR[FO] is always set to 1. lampret 8051d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
913 Executed log insns counter output in decimal instead of hex. lampret 8051d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
911 Added instruction count to hardware executed log lampret 8051d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
897 improved CUC GUI; pre/unroll bugs fixed markom 8064d 02h /or1k/tags/nog_patch_42/or1ksim/cpu
886 MMU registers reserved fields protected from writing. simons 8071d 02h /or1k/tags/nog_patch_42/or1ksim/cpu
884 code cleaning - a lot of global variables moved to runtime struct markom 8071d 08h /or1k/tags/nog_patch_42/or1ksim/cpu
883 cuc updated, cuc prompt parsing; CSM analysis markom 8072d 02h /or1k/tags/nog_patch_42/or1ksim/cpu
882 Routine for adjusting read and write delay for devices added. simons 8074d 05h /or1k/tags/nog_patch_42/or1ksim/cpu
879 Initial version of OpenRISC Custom Unit Compiler added markom 8077d 01h /or1k/tags/nog_patch_42/or1ksim/cpu
877 ata beta release rherveille 8078d 19h /or1k/tags/nog_patch_42/or1ksim/cpu
876 Beta release of ATA simulation rherveille 8078d 19h /or1k/tags/nog_patch_42/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.