OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42/] [or1ksim/] [cpu] - Rev 247

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.
jrydberg 8295d 17h /or1k/tags/nog_patch_42/or1ksim/cpu
245 Initial revision cvs 8295d 17h /or1k/tags/nog_patch_42/or1ksim/cpu
244 removed some ugly absolete code from parse.c markom 8298d 12h /or1k/tags/nog_patch_42/or1ksim/cpu
242 removed GlobalMode markom 8298d 12h /or1k/tags/nog_patch_42/or1ksim/cpu
239 added enviroment configuration script parser markom 8299d 12h /or1k/tags/nog_patch_42/or1ksim/cpu
235 memory areas now have a "granularity"
also switched dma to GNU coding
erez 8300d 00h /or1k/tags/nog_patch_42/or1ksim/cpu
232 Now checks getentry() returns valid result erez 8300d 03h /or1k/tags/nog_patch_42/or1ksim/cpu
231 Removed redundant OPERAND_DELIM (conflicted with other file) erez 8300d 04h /or1k/tags/nog_patch_42/or1ksim/cpu
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8300d 10h /or1k/tags/nog_patch_42/or1ksim/cpu
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.
chris 8327d 13h /or1k/tags/nog_patch_42/or1ksim/cpu
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8341d 05h /or1k/tags/nog_patch_42/or1ksim/cpu
196 Configuration SPRs added. simons 8347d 01h /or1k/tags/nog_patch_42/or1ksim/cpu
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8347d 18h /or1k/tags/nog_patch_42/or1ksim/cpu
184 modified decode for trace debugging chris 8348d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
183 changed special case for PICSR chris 8348d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
182 updated exception handling procedures chris 8348d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100
markom 8369d 11h /or1k/tags/nog_patch_42/or1ksim/cpu
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)
markom 8371d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed
markom 8377d 06h /or1k/tags/nog_patch_42/or1ksim/cpu
153 Writes to SPR_PC are now enabled chris 8419d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
152 Breakpoint exceptions from single step are not printed now. chris 8419d 14h /or1k/tags/nog_patch_42/or1ksim/cpu
144 Modifications necessary for functional gdb interface chris 8421d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
142 Modifications for a functional gdb environment chris 8421d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
141 Added l_trap() chris 8421d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
139 Modifications for functional gdb chris 8421d 09h /or1k/tags/nog_patch_42/or1ksim/cpu
138 - on the fly insn decoding
- removed asm input file support
- removed string from execution
- speedup of loading
markom 8424d 12h /or1k/tags/nog_patch_42/or1ksim/cpu
137 Added TRAP exception chris 8425d 11h /or1k/tags/nog_patch_42/or1ksim/cpu
134 *** empty log message *** markom 8427d 10h /or1k/tags/nog_patch_42/or1ksim/cpu
133 moved header files to match other utilities
repaired l.sra and some other shifting instructions
started build_automata for binary instruction decode
markom 8427d 10h /or1k/tags/nog_patch_42/or1ksim/cpu
129 Added code to inject insn from Debug Unit DIR chris 8428d 09h /or1k/tags/nog_patch_42/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.