OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_42] - Rev 1022

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7984d 11h /or1k/tags/nog_patch_42
1021 *** empty log message *** rherveille 7988d 13h /or1k/tags/nog_patch_42
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7988d 13h /or1k/tags/nog_patch_42
1019 fixed some bugs detected by Bender hardware rherveille 7988d 13h /or1k/tags/nog_patch_42
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 20h /or1k/tags/nog_patch_42
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7988d 21h /or1k/tags/nog_patch_42
1016 64 bytes is the smallest packet size. simons 7989d 13h /or1k/tags/nog_patch_42
1015 Host type was not recognized. simons 7989d 23h /or1k/tags/nog_patch_42
1014 added _JBLEN definition for or1k ivang 7990d 12h /or1k/tags/nog_patch_42
1013 ORP architecture supported. simons 7990d 14h /or1k/tags/nog_patch_42
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7991d 07h /or1k/tags/nog_patch_42
1010 Import ivang 7995d 10h /or1k/tags/nog_patch_42
1009 Import ivang 7995d 11h /or1k/tags/nog_patch_42
1008 Import ivang 7995d 11h /or1k/tags/nog_patch_42
1007 Import ivang 7995d 11h /or1k/tags/nog_patch_42
1006 Import ivang 7995d 12h /or1k/tags/nog_patch_42
1005 Import ivang 7995d 12h /or1k/tags/nog_patch_42
1004 Now every ramdisk image should have init program. simons 7995d 20h /or1k/tags/nog_patch_42
1003 cuc temporary files are deleted upon exiting markom 7995d 20h /or1k/tags/nog_patch_42
1002 Now every ramdisk image should have init program. simons 7995d 20h /or1k/tags/nog_patch_42
1001 fixed load/store state machine verilog generation errors markom 7995d 20h /or1k/tags/nog_patch_42
1000 IC/DC cache enable routines fixed. simons 7995d 21h /or1k/tags/nog_patch_42
999 Now every ramdisk image should have init program. simons 7995d 22h /or1k/tags/nog_patch_42
998 added missing fout initialization markom 7995d 23h /or1k/tags/nog_patch_42
997 PRINTF should be used instead of printf; command redirection repaired markom 7996d 00h /or1k/tags/nog_patch_42
996 some minor bugs fixed markom 7996d 23h /or1k/tags/nog_patch_42
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7997d 07h /or1k/tags/nog_patch_42
993 Fixed IMMU bug. lampret 7997d 07h /or1k/tags/nog_patch_42
992 A bug when cache enabled and bus error comes fixed. simons 7997d 16h /or1k/tags/nog_patch_42
991 Different memory controller. simons 7997d 16h /or1k/tags/nog_patch_42

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.