OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_44] - Rev 638

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
638 TLBTR CI bit is now working properly. simons 8228d 11h /or1k/tags/nog_patch_44
637 Updated file names. lampret 8228d 12h /or1k/tags/nog_patch_44
636 Fixed combinational loops. lampret 8228d 12h /or1k/tags/nog_patch_44
635 Fixed Makefile bug. ivang 8228d 14h /or1k/tags/nog_patch_44
634 configure.in : fixed to build start/Makefile
start.S : l.jalr r9 -> l.jr r9

Added missing files.		 ivang 8229d 15h /or1k/tags/nog_patch_44
633 Bug fix in command line parser. ivang 8229d 16h /or1k/tags/nog_patch_44
632 profiler and mprofiler merged into sim. ivang 8230d 11h /or1k/tags/nog_patch_44
631 Real cache access is simulated now. simons 8231d 10h /or1k/tags/nog_patch_44
630 some bug fixes in store buffer analysis markom 8231d 19h /or1k/tags/nog_patch_44
629 typo fixed markom 8231d 22h /or1k/tags/nog_patch_44
627 or32 restored markom 8231d 23h /or1k/tags/nog_patch_44
626 store buffer added markom 8231d 23h /or1k/tags/nog_patch_44
625 Bus error bug fixed. Cache routines added. simons 8232d 15h /or1k/tags/nog_patch_44
624 Added logging of writes/read to/from SPR registers. ivang 8232d 15h /or1k/tags/nog_patch_44
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8232d 17h /or1k/tags/nog_patch_44
622 Cache test works on hardware. simons 8232d 20h /or1k/tags/nog_patch_44
621 Cache test works on hardware. simons 8232d 21h /or1k/tags/nog_patch_44
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8232d 21h /or1k/tags/nog_patch_44
619 all test pass, after newest changes markom 8232d 21h /or1k/tags/nog_patch_44
618 Fixed display of new 'void' nop insns. lampret 8233d 06h /or1k/tags/nog_patch_44
617 Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways. lampret 8233d 06h /or1k/tags/nog_patch_44
616 flags test added markom 8235d 17h /or1k/tags/nog_patch_44
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8235d 17h /or1k/tags/nog_patch_44
614 Changed to support new debug if. simons 8236d 00h /or1k/tags/nog_patch_44
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8236d 21h /or1k/tags/nog_patch_44
612 Tick timer period extended to meet real timing. simons 8236d 22h /or1k/tags/nog_patch_44
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8238d 00h /or1k/tags/nog_patch_44
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8238d 00h /or1k/tags/nog_patch_44
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8238d 00h /or1k/tags/nog_patch_44
608 Range exception removed from test. simons 8238d 19h /or1k/tags/nog_patch_44

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.