OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_44] - Rev 999

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
999 Now every ramdisk image should have init program. simons 7996d 22h /or1k/tags/nog_patch_44
998 added missing fout initialization markom 7997d 00h /or1k/tags/nog_patch_44
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 01h /or1k/tags/nog_patch_44
996 some minor bugs fixed markom 7997d 23h /or1k/tags/nog_patch_44
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7998d 07h /or1k/tags/nog_patch_44
993 Fixed IMMU bug. lampret 7998d 07h /or1k/tags/nog_patch_44
992 A bug when cache enabled and bus error comes fixed. simons 7998d 16h /or1k/tags/nog_patch_44
991 Different memory controller. simons 7998d 16h /or1k/tags/nog_patch_44
990 Test is now complete. simons 7998d 16h /or1k/tags/nog_patch_44
989 c++ is making problems so, for now, it is excluded. simons 8000d 00h /or1k/tags/nog_patch_44
988 ORP architecture supported. simons 8000d 16h /or1k/tags/nog_patch_44
987 ORP architecture supported. simons 8000d 23h /or1k/tags/nog_patch_44
986 outputs out of function are not registered anymore markom 8001d 00h /or1k/tags/nog_patch_44
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8001d 11h /or1k/tags/nog_patch_44
984 Disable SB until it is tested lampret 8001d 11h /or1k/tags/nog_patch_44
983 First checkin lampret 8001d 13h /or1k/tags/nog_patch_44
982 Moved to sim/bin lampret 8001d 13h /or1k/tags/nog_patch_44
981 First checkin. lampret 8001d 13h /or1k/tags/nog_patch_44
980 Removed sim.tcl that shouldn't be here. lampret 8001d 13h /or1k/tags/nog_patch_44
979 Removed old test case binaries. lampret 8001d 14h /or1k/tags/nog_patch_44
978 Added variable delay for SRAM. lampret 8001d 14h /or1k/tags/nog_patch_44
977 Added store buffer. lampret 8001d 14h /or1k/tags/nog_patch_44
976 Added store buffer lampret 8001d 14h /or1k/tags/nog_patch_44
975 First checkin lampret 8001d 14h /or1k/tags/nog_patch_44
974 Enabled what works on or1ksim and disabled other tests. lampret 8001d 16h /or1k/tags/nog_patch_44
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8003d 20h /or1k/tags/nog_patch_44
972 Interrupt suorces fixed. simons 8003d 20h /or1k/tags/nog_patch_44
971 Now even keyboard test passes. simons 8003d 23h /or1k/tags/nog_patch_44
970 Testbench is now running on ORP architecture platform. simons 8004d 12h /or1k/tags/nog_patch_44
969 Checking in except directory. lampret 8005d 03h /or1k/tags/nog_patch_44

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.