OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_45/] [or1ksim/] [cache/] - Rev 1344

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7107d 19h /or1k/tags/nog_patch_45/or1ksim/cache
1308 Gyorgy Jeney: extensive cleanup phoenix 7299d 10h /or1k/tags/nog_patch_45/or1ksim/cache
1249 Downgrading back to automake-1.4 lampret 7464d 10h /or1k/tags/nog_patch_45/or1ksim/cache
1117 Ignore generated files for CVS purposes sfurman 7807d 10h /or1k/tags/nog_patch_45/or1ksim/cache
1099 cvs bug fixed markom 7893d 21h /or1k/tags/nog_patch_45/or1ksim/cache
1085 Bug fixed. simons 7906d 11h /or1k/tags/nog_patch_45/or1ksim/cache
997 PRINTF should be used instead of printf; command redirection repaired markom 7996d 00h /or1k/tags/nog_patch_45/or1ksim/cache
992 A bug when cache enabled and bus error comes fixed. simons 7997d 16h /or1k/tags/nog_patch_45/or1ksim/cache
970 Testbench is now running on ORP architecture platform. simons 8003d 11h /or1k/tags/nog_patch_45/or1ksim/cache
884 code cleaning - a lot of global variables moved to runtime struct markom 8039d 22h /or1k/tags/nog_patch_45/or1ksim/cache
876 Beta release of ATA simulation rherveille 8047d 10h /or1k/tags/nog_patch_45/or1ksim/cache
638 TLBTR CI bit is now working properly. simons 8198d 12h /or1k/tags/nog_patch_45/or1ksim/cache
631 Real cache access is simulated now. simons 8201d 11h /or1k/tags/nog_patch_45/or1ksim/cache
626 store buffer added markom 8202d 00h /or1k/tags/nog_patch_45/or1ksim/cache
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8222d 20h /or1k/tags/nog_patch_45/or1ksim/cache
517 some performance optimizations markom 8226d 19h /or1k/tags/nog_patch_45/or1ksim/cache
500 Added .cvsignore files for annoying generated files erez 8228d 23h /or1k/tags/nog_patch_45/or1ksim/cache
429 cache configuration added markom 8250d 18h /or1k/tags/nog_patch_45/or1ksim/cache
428 cache configuration added markom 8250d 18h /or1k/tags/nog_patch_45/or1ksim/cache
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8289d 23h /or1k/tags/nog_patch_45/or1ksim/cache
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8294d 05h /or1k/tags/nog_patch_45/or1ksim/cache
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8298d 22h /or1k/tags/nog_patch_45/or1ksim/cache
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8375d 19h /or1k/tags/nog_patch_45/or1ksim/cache
110 bug fix. markom 8453d 21h /or1k/tags/nog_patch_45/or1ksim/cache
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8458d 04h /or1k/tags/nog_patch_45/or1ksim/cache
84 Update. lampret 8504d 20h /or1k/tags/nog_patch_45/or1ksim/cache
79 Data and instruction cache simulation added. lampret 8534d 11h /or1k/tags/nog_patch_45/or1ksim/cache
76 regular update lampret 8658d 01h /or1k/tags/nog_patch_45/or1ksim/cache
54 Regular maintenance. lampret 8728d 01h /or1k/tags/nog_patch_45/or1ksim/cache
26 Clean up. lampret 8835d 05h /or1k/tags/nog_patch_45/or1ksim/cache

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.