OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_46/] [or1ksim/] [sim.cfg] - Rev 532

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
532 removed stats 6 command, handling SLP; function profiling is supported by profiler; subroutine level parallelism is not covered yet, but should be done in profiler markom 8244d 18h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
486 Updated documentation in default sim.cfg erez 8262d 18h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8263d 12h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
434 isblank changed to isspace markom 8270d 18h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
433 clkcycle parameter added to configuration markom 8270d 18h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
428 cache configuration added markom 8271d 12h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
427 memory_table status output; some bugs fixed in configuration loading markom 8271d 13h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
425 immu and dmmu configurations added markom 8271d 14h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8271d 16h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
394 dependency joined with dependstats; history moved to sim section markom 8284d 19h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
388 Added comments for cpu section. lampret 8285d 05h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
384 modified simmem.cfg structure! ADD > BEFORE EACH LINE! markom 8285d 14h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
383 modified simmem.cfg structure! ADD markom 8285d 14h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
355 uart VAPI model improved; changes to MC and eth. markom 8292d 15h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8298d 15h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8299d 16h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
335 some small bugs fixed markom 8300d 13h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
332 removed fixed irq numbering from pic.h; tick timer section added markom 8300d 19h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
331 dependecy is required by history analisis markom 8300d 20h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
313 added vapi_id to cfg markom 8303d 16h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
312 a lot of help in sim.cfg markom 8303d 16h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
310 make check working for all tests except cache markom 8303d 18h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
304 included VAPI in execution, but it is still not functioning; some cleanup in toplevel.c markom 8304d 19h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
294 improved config parser markom 8305d 18h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
293 added draft VAPI files; added verbose option to sim section markom 8305d 19h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
269 added labels; corrected false if clause, preventing to fill iqueue markom 8307d 19h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
264 updated cpu config section; added sim config section markom 8310d 12h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
263 configure for cpu; modified command line options markom 8310d 13h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
262 small bug in build_automata fixed; configure for memory markom 8310d 14h /or1k/tags/nog_patch_46/or1ksim/sim.cfg
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8310d 17h /or1k/tags/nog_patch_46/or1ksim/sim.cfg

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.