OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47] - Rev 205

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
205 Adding debug capabilities. Half done. lampret 8330d 01h /or1k/tags/nog_patch_47
204 Added function prototypes to stop gcc from complaining erez 8332d 17h /or1k/tags/nog_patch_47
203 Updated from xess branch. lampret 8334d 06h /or1k/tags/nog_patch_47
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8339d 13h /or1k/tags/nog_patch_47
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8339d 14h /or1k/tags/nog_patch_47
200 Initial import simons 8342d 21h /or1k/tags/nog_patch_47
199 Initial import simons 8342d 22h /or1k/tags/nog_patch_47
198 Moved from testbench.old simons 8345d 09h /or1k/tags/nog_patch_47
197 This is not used any more. simons 8345d 09h /or1k/tags/nog_patch_47
196 Configuration SPRs added. simons 8345d 09h /or1k/tags/nog_patch_47
195 New test added. simons 8345d 09h /or1k/tags/nog_patch_47
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8345d 17h /or1k/tags/nog_patch_47
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8345d 18h /or1k/tags/nog_patch_47
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8346d 03h /or1k/tags/nog_patch_47
191 Added UART jitter var to sim config chris 8346d 23h /or1k/tags/nog_patch_47
190 Added jitter initialization chris 8346d 23h /or1k/tags/nog_patch_47
189 fixed mode handling for tick facility chris 8346d 23h /or1k/tags/nog_patch_47
188 fixed PIC interrupt controller chris 8346d 23h /or1k/tags/nog_patch_47
187 minor change to clear pending exception chris 8346d 23h /or1k/tags/nog_patch_47
186 major change to UART structure chris 8346d 23h /or1k/tags/nog_patch_47
185 major change to UART code chris 8346d 23h /or1k/tags/nog_patch_47
184 modified decode for trace debugging chris 8346d 23h /or1k/tags/nog_patch_47
183 changed special case for PICSR chris 8346d 23h /or1k/tags/nog_patch_47
182 updated exception handling procedures chris 8346d 23h /or1k/tags/nog_patch_47
181 Added trace/stall commands chris 8346d 23h /or1k/tags/nog_patch_47
180 Updated debug. lampret 8347d 05h /or1k/tags/nog_patch_47
179 Sim run script lampret 8366d 22h /or1k/tags/nog_patch_47
178 Some test code lampret 8366d 22h /or1k/tags/nog_patch_47
177 Improved wb_sram model lampret 8366d 22h /or1k/tags/nog_patch_47
176 IC enable/disable. lampret 8366d 22h /or1k/tags/nog_patch_47

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.