OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49/] - Rev 1007

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1007 Import ivang 7996d 18h /or1k/tags/nog_patch_49
1006 Import ivang 7996d 18h /or1k/tags/nog_patch_49
1005 Import ivang 7996d 18h /or1k/tags/nog_patch_49
1004 Now every ramdisk image should have init program. simons 7997d 02h /or1k/tags/nog_patch_49
1003 cuc temporary files are deleted upon exiting markom 7997d 03h /or1k/tags/nog_patch_49
1002 Now every ramdisk image should have init program. simons 7997d 03h /or1k/tags/nog_patch_49
1001 fixed load/store state machine verilog generation errors markom 7997d 03h /or1k/tags/nog_patch_49
1000 IC/DC cache enable routines fixed. simons 7997d 03h /or1k/tags/nog_patch_49
999 Now every ramdisk image should have init program. simons 7997d 04h /or1k/tags/nog_patch_49
998 added missing fout initialization markom 7997d 06h /or1k/tags/nog_patch_49
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 07h /or1k/tags/nog_patch_49
996 some minor bugs fixed markom 7998d 05h /or1k/tags/nog_patch_49
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7998d 13h /or1k/tags/nog_patch_49
993 Fixed IMMU bug. lampret 7998d 13h /or1k/tags/nog_patch_49
992 A bug when cache enabled and bus error comes fixed. simons 7998d 22h /or1k/tags/nog_patch_49
991 Different memory controller. simons 7998d 22h /or1k/tags/nog_patch_49
990 Test is now complete. simons 7998d 22h /or1k/tags/nog_patch_49
989 c++ is making problems so, for now, it is excluded. simons 8000d 06h /or1k/tags/nog_patch_49
988 ORP architecture supported. simons 8000d 22h /or1k/tags/nog_patch_49
987 ORP architecture supported. simons 8001d 05h /or1k/tags/nog_patch_49
986 outputs out of function are not registered anymore markom 8001d 06h /or1k/tags/nog_patch_49
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8001d 17h /or1k/tags/nog_patch_49
984 Disable SB until it is tested lampret 8001d 17h /or1k/tags/nog_patch_49
983 First checkin lampret 8001d 19h /or1k/tags/nog_patch_49
982 Moved to sim/bin lampret 8001d 19h /or1k/tags/nog_patch_49
981 First checkin. lampret 8001d 19h /or1k/tags/nog_patch_49
980 Removed sim.tcl that shouldn't be here. lampret 8001d 19h /or1k/tags/nog_patch_49
979 Removed old test case binaries. lampret 8001d 20h /or1k/tags/nog_patch_49
978 Added variable delay for SRAM. lampret 8001d 20h /or1k/tags/nog_patch_49
977 Added store buffer. lampret 8001d 20h /or1k/tags/nog_patch_49

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.