OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49] - Rev 1242

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1242 Added "cm" command to copy data inside memory.
Make or1ksim work on little endian platforms.
Port to Mac OS X.
Some bugfixes.
Allow JTAG write access to read-only memory regions.		 hpanther 7468d 13h /or1k/tags/nog_patch_49
1241 make it work with MMU enabled phoenix 7472d 23h /or1k/tags/nog_patch_49
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7472d 23h /or1k/tags/nog_patch_49
1228 Exception prefix configuration changed to match branch_qmem configuration. simons 7487d 18h /or1k/tags/nog_patch_49
1223 first import dries 7495d 16h /or1k/tags/nog_patch_49
1222 cfmakeraw is not avaliable on cygwin phoenix 7497d 01h /or1k/tags/nog_patch_49
1218 segfault when there is no memory context fix phoenix 7521d 02h /or1k/tags/nog_patch_49
1211 New wb_biu for iwb interface. lampret 7529d 03h /or1k/tags/nog_patch_49
1208 Added useless signal genpc_stop_refetch. lampret 7529d 03h /or1k/tags/nog_patch_49
1207 Static exception prefix. lampret 7529d 03h /or1k/tags/nog_patch_49
1205 fix for gdb_debug config phoenix 7535d 12h /or1k/tags/nog_patch_49
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7553d 00h /or1k/tags/nog_patch_49
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7553d 00h /or1k/tags/nog_patch_49
1202 at exception print insn number to ease debugging phoenix 7553d 00h /or1k/tags/nog_patch_49
1200 mbist signals updated according to newest convention markom 7577d 19h /or1k/tags/nog_patch_49
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7581d 20h /or1k/tags/nog_patch_49
1198 make it compile on RH 8,9 phoenix 7607d 11h /or1k/tags/nog_patch_49
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7612d 15h /or1k/tags/nog_patch_49
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7612d 17h /or1k/tags/nog_patch_49
1195 made the project file a little bit more universal dries 7612d 18h /or1k/tags/nog_patch_49
1194 correct all the syntax errors dries 7612d 18h /or1k/tags/nog_patch_49
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7612d 18h /or1k/tags/nog_patch_49
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7612d 20h /or1k/tags/nog_patch_49
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7612d 20h /or1k/tags/nog_patch_49
1188 Added support for rams with byte write access. simons 7628d 19h /or1k/tags/nog_patch_49
1186 Added support for rams with byte write access. simons 7629d 18h /or1k/tags/nog_patch_49
1184 Scan signals mess fixed. simons 7636d 11h /or1k/tags/nog_patch_49
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7641d 02h /or1k/tags/nog_patch_49
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7641d 04h /or1k/tags/nog_patch_49
1179 BIST interface added for Artisan memory instances. simons 7644d 14h /or1k/tags/nog_patch_49

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.