OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_49] - Rev 68

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8741d 10h /or1k/tags/nog_patch_49
67 Added simulator "application load". lampret 8741d 10h /or1k/tags/nog_patch_49
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8741d 10h /or1k/tags/nog_patch_49
65 Added DMMU stats. lampret 8741d 10h /or1k/tags/nog_patch_49
64 SPR bit definition moved to spr_defs.h. lampret 8741d 10h /or1k/tags/nog_patch_49
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8741d 10h /or1k/tags/nog_patch_49
62 OR1K DMMU model. lampret 8741d 10h /or1k/tags/nog_patch_49
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8756d 04h /or1k/tags/nog_patch_49
60 Memory model changed. lampret 8776d 13h /or1k/tags/nog_patch_49
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8777d 00h /or1k/tags/nog_patch_49
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8782d 22h /or1k/tags/nog_patch_49
55 Added 'dv' command for dumping memory as verilog model. lampret 8792d 10h /or1k/tags/nog_patch_49
54 Regular maintenance. lampret 8792d 10h /or1k/tags/nog_patch_49
53 Added setjmp/longjmp. lampret 8797d 10h /or1k/tags/nog_patch_49
52 Comment character changed. lampret 8853d 06h /or1k/tags/nog_patch_49
51 Exception detection changed a bit. lampret 8853d 06h /or1k/tags/nog_patch_49
50 Added CURINSN macro. lampret 8853d 06h /or1k/tags/nog_patch_49
49 Changed simulation mode to non-virtual (real). lampret 8853d 06h /or1k/tags/nog_patch_49
48 Added CCR. lampret 8853d 06h /or1k/tags/nog_patch_49
47 Added interrupt recognition and better memory dump. lampret 8853d 06h /or1k/tags/nog_patch_49
46 Added srand(). lampret 8853d 06h /or1k/tags/nog_patch_49
45 Added NONE. lampret 8853d 06h /or1k/tags/nog_patch_49
44 %s bug fixed. lampret 8858d 11h /or1k/tags/nog_patch_49
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8863d 15h /or1k/tags/nog_patch_49
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8863d 15h /or1k/tags/nog_patch_49
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8864d 12h /or1k/tags/nog_patch_49
40 This commit was generated by cvs2svn to compensate for changes in r39, which
included commits to RCS files with non-trunk default branches.		 lampret 8864d 16h /or1k/tags/nog_patch_49
38 Virtual machine at the moment. lampret 8864d 17h /or1k/tags/nog_patch_49
37 STACK_SIZE is not properly used (will be removed soon). lampret 8864d 17h /or1k/tags/nog_patch_49
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).		 lampret 8864d 17h /or1k/tags/nog_patch_49

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.