OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52/] [or1ksim/] [mmu/] [dmmu.c] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5585d 21h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1429 This commit was manufactured by cvs2svn to create tag 'nog_patch_52'. 7026d 03h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1414 Rearange code in the dmmu such that it is not assumed that except_handle returns nogj 7026d 04h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1412 Make the dmmu use the new debug functions nogj 7026d 04h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7041d 07h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7066d 23h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7076d 02h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7089d 06h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1308 Gyorgy Jeney: extensive cleanup phoenix 7280d 20h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7452d 15h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7977d 11h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
886 MMU registers reserved fields protected from writing. simons 8021d 03h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8021d 09h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
638 TLBTR CI bit is now working properly. simons 8179d 22h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8192d 21h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
572 Some new bugs fixed. simons 8197d 22h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8204d 06h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8205d 05h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
456 Page size bug fixed. simons 8229d 01h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
438 ITLB -> DTLB lapsus fixed. simons 8231d 05h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
430 dpfault and ipfault exceptions implemented markom 8232d 04h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
429 cache configuration added markom 8232d 05h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
425 immu and dmmu configurations added markom 8232d 07h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8259d 08h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8357d 05h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8439d 14h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8646d 11h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
62 OR1K DMMU model. lampret 8658d 12h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8880d 22h /or1k/tags/nog_patch_52/or1ksim/mmu/dmmu.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.