OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_52] - Rev 1005

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1005 Import ivang 7995d 03h /or1k/tags/nog_patch_52
1004 Now every ramdisk image should have init program. simons 7995d 11h /or1k/tags/nog_patch_52
1003 cuc temporary files are deleted upon exiting markom 7995d 11h /or1k/tags/nog_patch_52
1002 Now every ramdisk image should have init program. simons 7995d 11h /or1k/tags/nog_patch_52
1001 fixed load/store state machine verilog generation errors markom 7995d 11h /or1k/tags/nog_patch_52
1000 IC/DC cache enable routines fixed. simons 7995d 12h /or1k/tags/nog_patch_52
999 Now every ramdisk image should have init program. simons 7995d 13h /or1k/tags/nog_patch_52
998 added missing fout initialization markom 7995d 14h /or1k/tags/nog_patch_52
997 PRINTF should be used instead of printf; command redirection repaired markom 7995d 15h /or1k/tags/nog_patch_52
996 some minor bugs fixed markom 7996d 14h /or1k/tags/nog_patch_52
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7996d 22h /or1k/tags/nog_patch_52
993 Fixed IMMU bug. lampret 7996d 22h /or1k/tags/nog_patch_52
992 A bug when cache enabled and bus error comes fixed. simons 7997d 07h /or1k/tags/nog_patch_52
991 Different memory controller. simons 7997d 07h /or1k/tags/nog_patch_52
990 Test is now complete. simons 7997d 07h /or1k/tags/nog_patch_52
989 c++ is making problems so, for now, it is excluded. simons 7998d 15h /or1k/tags/nog_patch_52
988 ORP architecture supported. simons 7999d 06h /or1k/tags/nog_patch_52
987 ORP architecture supported. simons 7999d 14h /or1k/tags/nog_patch_52
986 outputs out of function are not registered anymore markom 7999d 14h /or1k/tags/nog_patch_52
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8000d 02h /or1k/tags/nog_patch_52
984 Disable SB until it is tested lampret 8000d 02h /or1k/tags/nog_patch_52
983 First checkin lampret 8000d 04h /or1k/tags/nog_patch_52
982 Moved to sim/bin lampret 8000d 04h /or1k/tags/nog_patch_52
981 First checkin. lampret 8000d 04h /or1k/tags/nog_patch_52
980 Removed sim.tcl that shouldn't be here. lampret 8000d 04h /or1k/tags/nog_patch_52
979 Removed old test case binaries. lampret 8000d 04h /or1k/tags/nog_patch_52
978 Added variable delay for SRAM. lampret 8000d 04h /or1k/tags/nog_patch_52
977 Added store buffer. lampret 8000d 04h /or1k/tags/nog_patch_52
976 Added store buffer lampret 8000d 04h /or1k/tags/nog_patch_52
975 First checkin lampret 8000d 04h /or1k/tags/nog_patch_52

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.