OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_57] - Rev 73

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8667d 04h /or1k/tags/nog_patch_57
72 Added 'how to build GNU tools' lampret 8672d 05h /or1k/tags/nog_patch_57
71 Clean two typos. lampret 8677d 06h /or1k/tags/nog_patch_57
70 Basic setjmp/longjmp are ready. lampret 8677d 07h /or1k/tags/nog_patch_57
69 Sim debug. lampret 8679d 04h /or1k/tags/nog_patch_57
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8679d 04h /or1k/tags/nog_patch_57
67 Added simulator "application load". lampret 8679d 04h /or1k/tags/nog_patch_57
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8679d 04h /or1k/tags/nog_patch_57
65 Added DMMU stats. lampret 8679d 04h /or1k/tags/nog_patch_57
64 SPR bit definition moved to spr_defs.h. lampret 8679d 04h /or1k/tags/nog_patch_57
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8679d 04h /or1k/tags/nog_patch_57
62 OR1K DMMU model. lampret 8679d 04h /or1k/tags/nog_patch_57
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8693d 23h /or1k/tags/nog_patch_57
60 Memory model changed. lampret 8714d 08h /or1k/tags/nog_patch_57
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8714d 19h /or1k/tags/nog_patch_57
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8720d 17h /or1k/tags/nog_patch_57
55 Added 'dv' command for dumping memory as verilog model. lampret 8730d 05h /or1k/tags/nog_patch_57
54 Regular maintenance. lampret 8730d 05h /or1k/tags/nog_patch_57
53 Added setjmp/longjmp. lampret 8735d 05h /or1k/tags/nog_patch_57
52 Comment character changed. lampret 8791d 00h /or1k/tags/nog_patch_57
51 Exception detection changed a bit. lampret 8791d 00h /or1k/tags/nog_patch_57
50 Added CURINSN macro. lampret 8791d 00h /or1k/tags/nog_patch_57
49 Changed simulation mode to non-virtual (real). lampret 8791d 00h /or1k/tags/nog_patch_57
48 Added CCR. lampret 8791d 00h /or1k/tags/nog_patch_57
47 Added interrupt recognition and better memory dump. lampret 8791d 00h /or1k/tags/nog_patch_57
46 Added srand(). lampret 8791d 00h /or1k/tags/nog_patch_57
45 Added NONE. lampret 8791d 01h /or1k/tags/nog_patch_57
44 %s bug fixed. lampret 8796d 06h /or1k/tags/nog_patch_57
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8801d 09h /or1k/tags/nog_patch_57
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8801d 09h /or1k/tags/nog_patch_57

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.