OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58/] [or1ksim/] [mmu] - Rev 1441

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1441 This commit was manufactured by cvs2svn to create tag 'nog_patch_58'. 7046d 01h /or1k/tags/nog_patch_58/or1ksim/mmu
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7046d 01h /or1k/tags/nog_patch_58/or1ksim/mmu
1418 Rearange some code such that it is not assumed that except_handle returns nogj 7046d 02h /or1k/tags/nog_patch_58/or1ksim/mmu
1416 Make the immu use the new debug functions nogj 7046d 02h /or1k/tags/nog_patch_58/or1ksim/mmu
1414 Rearange code in the dmmu such that it is not assumed that except_handle returns nogj 7046d 02h /or1k/tags/nog_patch_58/or1ksim/mmu
1412 Make the dmmu use the new debug functions nogj 7046d 02h /or1k/tags/nog_patch_58/or1ksim/mmu
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7061d 05h /or1k/tags/nog_patch_58/or1ksim/mmu
1376 aclocal && autoconf && automake phoenix 7080d 05h /or1k/tags/nog_patch_58/or1ksim/mmu
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7086d 21h /or1k/tags/nog_patch_58/or1ksim/mmu
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7096d 00h /or1k/tags/nog_patch_58/or1ksim/mmu
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7109d 04h /or1k/tags/nog_patch_58/or1ksim/mmu
1308 Gyorgy Jeney: extensive cleanup phoenix 7300d 18h /or1k/tags/nog_patch_58/or1ksim/mmu
1249 Downgrading back to automake-1.4 lampret 7465d 18h /or1k/tags/nog_patch_58/or1ksim/mmu
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7472d 13h /or1k/tags/nog_patch_58/or1ksim/mmu
1174 fix for immu exceptions that never should have happened phoenix 7676d 17h /or1k/tags/nog_patch_58/or1ksim/mmu
1117 Ignore generated files for CVS purposes sfurman 7808d 18h /or1k/tags/nog_patch_58/or1ksim/mmu
1099 cvs bug fixed markom 7895d 06h /or1k/tags/nog_patch_58/or1ksim/mmu
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 09h /or1k/tags/nog_patch_58/or1ksim/mmu
970 Testbench is now running on ORP architecture platform. simons 8004d 20h /or1k/tags/nog_patch_58/or1ksim/mmu
886 MMU registers reserved fields protected from writing. simons 8041d 01h /or1k/tags/nog_patch_58/or1ksim/mmu
884 code cleaning - a lot of global variables moved to runtime struct markom 8041d 07h /or1k/tags/nog_patch_58/or1ksim/mmu
876 Beta release of ATA simulation rherveille 8048d 19h /or1k/tags/nog_patch_58/or1ksim/mmu
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8169d 08h /or1k/tags/nog_patch_58/or1ksim/mmu
638 TLBTR CI bit is now working properly. simons 8199d 20h /or1k/tags/nog_patch_58/or1ksim/mmu
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8212d 18h /or1k/tags/nog_patch_58/or1ksim/mmu
572 Some new bugs fixed. simons 8217d 20h /or1k/tags/nog_patch_58/or1ksim/mmu
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8224d 04h /or1k/tags/nog_patch_58/or1ksim/mmu
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8225d 03h /or1k/tags/nog_patch_58/or1ksim/mmu
517 some performance optimizations markom 8228d 03h /or1k/tags/nog_patch_58/or1ksim/mmu
500 Added .cvsignore files for annoying generated files erez 8230d 07h /or1k/tags/nog_patch_58/or1ksim/mmu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.