OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61] - Rev 1193

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7641d 20h /or1k/tags/nog_patch_61
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7641d 22h /or1k/tags/nog_patch_61
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7641d 22h /or1k/tags/nog_patch_61
1188 Added support for rams with byte write access. simons 7657d 21h /or1k/tags/nog_patch_61
1186 Added support for rams with byte write access. simons 7658d 20h /or1k/tags/nog_patch_61
1184 Scan signals mess fixed. simons 7665d 13h /or1k/tags/nog_patch_61
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7670d 04h /or1k/tags/nog_patch_61
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7670d 06h /or1k/tags/nog_patch_61
1179 BIST interface added for Artisan memory instances. simons 7673d 16h /or1k/tags/nog_patch_61
1178 avoid another immu exception that should not happen phoenix 7703d 03h /or1k/tags/nog_patch_61
1177 more informative output phoenix 7704d 10h /or1k/tags/nog_patch_61
1176 Added comments. damonb 7705d 01h /or1k/tags/nog_patch_61
1174 fix for immu exceptions that never should have happened phoenix 7706d 05h /or1k/tags/nog_patch_61
1170 Added support for l.addc instruction. csanchez 7714d 09h /or1k/tags/nog_patch_61
1169 Added support for l.addc instruction. csanchez 7714d 10h /or1k/tags/nog_patch_61
1168 Added explicit alignment expressions. csanchez 7719d 20h /or1k/tags/nog_patch_61
1167 Corrected offset of TSS field within task_struct. csanchez 7719d 20h /or1k/tags/nog_patch_61
1166 Fixed problem with relocations of non-allocated sections. csanchez 7719d 20h /or1k/tags/nog_patch_61
1165 timeout bug fixed; contribution by Carlos markom 7736d 14h /or1k/tags/nog_patch_61
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7740d 02h /or1k/tags/nog_patch_61
1160 added missing .rodata.* section into rom linker script phoenix 7771d 03h /or1k/tags/nog_patch_61
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7783d 05h /or1k/tags/nog_patch_61
1158 Added simple uart test case. lampret 7784d 06h /or1k/tags/nog_patch_61
1157 Added syscall test case. lampret 7784d 07h /or1k/tags/nog_patch_61
1156 Tick timer test case added. lampret 7785d 03h /or1k/tags/nog_patch_61
1155 No functional change. Only added customization for exception vectors. lampret 7786d 07h /or1k/tags/nog_patch_61
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7793d 22h /or1k/tags/nog_patch_61
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7794d 09h /or1k/tags/nog_patch_61
1152 *** empty log message *** phoenix 7794d 13h /or1k/tags/nog_patch_61
1151 *** empty log message *** phoenix 7794d 13h /or1k/tags/nog_patch_61

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.