OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_65] - Rev 218

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8364d 18h /or1k/tags/nog_patch_65
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8366d 13h /or1k/tags/nog_patch_65
216 No longer needed. lampret 8371d 23h /or1k/tags/nog_patch_65
215 MP3 version. lampret 8371d 23h /or1k/tags/nog_patch_65
214 Removed redundant "long long" checks erez 8382d 01h /or1k/tags/nog_patch_65
213 Added test5 for DMA erez 8382d 02h /or1k/tags/nog_patch_65
212 Added DMA erez 8382d 02h /or1k/tags/nog_patch_65
211 Added check for "long long" erez 8382d 02h /or1k/tags/nog_patch_65
210 Updated debug. More cleanup. Added MAC. lampret 8385d 07h /or1k/tags/nog_patch_65
209 Update debug. lampret 8387d 12h /or1k/tags/nog_patch_65
208 Initial checkin with working port to or1k chris 8389d 00h /or1k/tags/nog_patch_65
207 Several major changes to allow gdb to work with an Or1k implementation
that does not need a writeable PC. This version will use the breakpoint
vector and install a new vector into the EPC register, and then single
step out of the breakpoint exception. The breakpoint exception vector
must include only 2 commands: l.rfe and l.nop. Anything else and this
gdb version will fail w/ or1ksim.		 chris 8389d 04h /or1k/tags/nog_patch_65
206 Several modifications to support gdb in a new exception style mode.
This new version works with gdb, and does not require the simulator
to implement a writeable PC.		 chris 8389d 04h /or1k/tags/nog_patch_65
205 Adding debug capabilities. Half done. lampret 8393d 07h /or1k/tags/nog_patch_65
204 Added function prototypes to stop gcc from complaining erez 8395d 23h /or1k/tags/nog_patch_65
203 Updated from xess branch. lampret 8397d 12h /or1k/tags/nog_patch_65
202 changed configure.in and acconfig.h to check for long long
reran autoheader & autoconf		 erez 8402d 20h /or1k/tags/nog_patch_65
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8402d 20h /or1k/tags/nog_patch_65
200 Initial import simons 8406d 03h /or1k/tags/nog_patch_65
199 Initial import simons 8406d 04h /or1k/tags/nog_patch_65
198 Moved from testbench.old simons 8408d 15h /or1k/tags/nog_patch_65
197 This is not used any more. simons 8408d 15h /or1k/tags/nog_patch_65
196 Configuration SPRs added. simons 8408d 16h /or1k/tags/nog_patch_65
195 New test added. simons 8408d 16h /or1k/tags/nog_patch_65
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8409d 00h /or1k/tags/nog_patch_65
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8409d 00h /or1k/tags/nog_patch_65
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8409d 09h /or1k/tags/nog_patch_65
191 Added UART jitter var to sim config chris 8410d 05h /or1k/tags/nog_patch_65
190 Added jitter initialization chris 8410d 05h /or1k/tags/nog_patch_65
189 fixed mode handling for tick facility chris 8410d 06h /or1k/tags/nog_patch_65

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.