OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_65] - Rev 812

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
812 new number parsing, ip parsing markom 8129d 17h /or1k/tags/nog_patch_65
810 This commit was generated by cvs2svn to compensate for changes in r809,
which included commits to RCS files with non-trunk default branches.		 simons 8129d 20h /or1k/tags/nog_patch_65
808 Elf support added. simons 8129d 20h /or1k/tags/nog_patch_65
807 sched files moved to support dir markom 8130d 23h /or1k/tags/nog_patch_65
806 uart now partially uses scheduler markom 8130d 23h /or1k/tags/nog_patch_65
805 kbd, fb, vga devices now uses scheduler markom 8131d 00h /or1k/tags/nog_patch_65
804 memory regions can now overlap with MC -- not according to MC spec markom 8131d 18h /or1k/tags/nog_patch_65
803 Free irq handler fixed. simons 8134d 11h /or1k/tags/nog_patch_65
802 Cache and tick timer tests fixed. simons 8135d 22h /or1k/tags/nog_patch_65
801 l.muli instruction added markom 8137d 18h /or1k/tags/nog_patch_65
800 Bug fixed. simons 8138d 15h /or1k/tags/nog_patch_65
799 Wrapping around 512k boundary to simulate real hw. simons 8142d 09h /or1k/tags/nog_patch_65
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8142d 09h /or1k/tags/nog_patch_65
797 Changed hardcoded address for fake MC to use a define. lampret 8142d 10h /or1k/tags/nog_patch_65
796 Removed unused ports wb_clki and wb_rst_i lampret 8142d 10h /or1k/tags/nog_patch_65
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8142d 14h /or1k/tags/nog_patch_65
794 Added again just recently removed full_case directive lampret 8142d 14h /or1k/tags/nog_patch_65
793 Added synthesis off/on for timescale.v included file. lampret 8142d 14h /or1k/tags/nog_patch_65
792 Fixed port names that changed. lampret 8142d 14h /or1k/tags/nog_patch_65
791 Fixed some ports in instnatiations that were removed from the modules lampret 8142d 14h /or1k/tags/nog_patch_65
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8142d 14h /or1k/tags/nog_patch_65
789 Added response from memory controller (addr 0x60000000) lampret 8142d 15h /or1k/tags/nog_patch_65
788 Some of the warnings fixed. lampret 8142d 16h /or1k/tags/nog_patch_65
787 Added romfs.tgz lampret 8143d 10h /or1k/tags/nog_patch_65
786 Moved UCF constraint file to the backend directory. lampret 8143d 10h /or1k/tags/nog_patch_65
785 Added XSV specific documentation. lampret 8143d 10h /or1k/tags/nog_patch_65
784 Added soem missing files. lampret 8143d 10h /or1k/tags/nog_patch_65
783 Added sim directory and sub files/dirs. lampret 8143d 10h /or1k/tags/nog_patch_65
782 Added the old SW directory. It needs to be updated for the new ORP environment and test cases moved to sw directory. lampret 8143d 10h /or1k/tags/nog_patch_65
781 Added design compiler scripts. However these are not ready for use yet .... They need to be updated for the ORP sources and ORP sources need to be updated as well. lampret 8143d 10h /or1k/tags/nog_patch_65

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.