OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_70] - Rev 74

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 Same as DMMU. lampret 8694d 05h /or1k/tags/nog_patch_70
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8694d 05h /or1k/tags/nog_patch_70
72 Added 'how to build GNU tools' lampret 8699d 06h /or1k/tags/nog_patch_70
71 Clean two typos. lampret 8704d 08h /or1k/tags/nog_patch_70
70 Basic setjmp/longjmp are ready. lampret 8704d 08h /or1k/tags/nog_patch_70
69 Sim debug. lampret 8706d 05h /or1k/tags/nog_patch_70
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8706d 05h /or1k/tags/nog_patch_70
67 Added simulator "application load". lampret 8706d 05h /or1k/tags/nog_patch_70
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8706d 05h /or1k/tags/nog_patch_70
65 Added DMMU stats. lampret 8706d 05h /or1k/tags/nog_patch_70
64 SPR bit definition moved to spr_defs.h. lampret 8706d 06h /or1k/tags/nog_patch_70
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8706d 06h /or1k/tags/nog_patch_70
62 OR1K DMMU model. lampret 8706d 06h /or1k/tags/nog_patch_70
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8721d 00h /or1k/tags/nog_patch_70
60 Memory model changed. lampret 8741d 09h /or1k/tags/nog_patch_70
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8741d 20h /or1k/tags/nog_patch_70
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8747d 18h /or1k/tags/nog_patch_70
55 Added 'dv' command for dumping memory as verilog model. lampret 8757d 06h /or1k/tags/nog_patch_70
54 Regular maintenance. lampret 8757d 06h /or1k/tags/nog_patch_70
53 Added setjmp/longjmp. lampret 8762d 06h /or1k/tags/nog_patch_70
52 Comment character changed. lampret 8818d 01h /or1k/tags/nog_patch_70
51 Exception detection changed a bit. lampret 8818d 02h /or1k/tags/nog_patch_70
50 Added CURINSN macro. lampret 8818d 02h /or1k/tags/nog_patch_70
49 Changed simulation mode to non-virtual (real). lampret 8818d 02h /or1k/tags/nog_patch_70
48 Added CCR. lampret 8818d 02h /or1k/tags/nog_patch_70
47 Added interrupt recognition and better memory dump. lampret 8818d 02h /or1k/tags/nog_patch_70
46 Added srand(). lampret 8818d 02h /or1k/tags/nog_patch_70
45 Added NONE. lampret 8818d 02h /or1k/tags/nog_patch_70
44 %s bug fixed. lampret 8823d 07h /or1k/tags/nog_patch_70
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8828d 10h /or1k/tags/nog_patch_70

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.