OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Rev 1097

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1097 Cache invalidate bug fixed. simons 7890d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
997 PRINTF should be used instead of printf; command redirection repaired markom 7992d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
914 SR[FO] is always set to 1. lampret 8016d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
886 MMU registers reserved fields protected from writing. simons 8036d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8036d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
805 kbd, fb, vga devices now uses scheduler markom 8127d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
728 tick timer works with scheduler markom 8161d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8192d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
624 Added logging of writes/read to/from SPR registers. ivang 8199d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8207d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
572 Some new bugs fixed. simons 8212d 21h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
561 Tick timer is not connected to PIC. simons 8214d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
518 some more performance optimizations markom 8223d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
517 some performance optimizations markom 8223d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
515 uart test updated; simprintf updated markom 8223d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
511 new reporting system markom 8224d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8239d 03h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
464 Some small bugs fixed. simons 8239d 20h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
450 Exceptions are allways enabled. simons 8244d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
381 number display is more strict with 0x prefix with hex numbers markom 8261d 07h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
378 cleanup in testbench; pc divided into ppc and npc markom 8261d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8262d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
292 Added TT and PIC SPRs to the status (info command) lampret 8281d 16h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8286d 08h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
255 mtspr() now correctly sets value to register erez 8288d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
242 removed GlobalMode markom 8293d 09h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8342d 15h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
183 changed special case for PICSR chris 8343d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8372d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
153 Writes to SPR_PC are now enabled chris 8414d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.