OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Rev 1302

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1302 compile fix (remove const) phoenix 7339d 02h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7573d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
1106 Cache invalidate bug fixed again (it was ok before). simons 7909d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
1097 Cache invalidate bug fixed. simons 7916d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
997 PRINTF should be used instead of printf; command redirection repaired markom 8017d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
914 SR[FO] is always set to 1. lampret 8041d 18h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
886 MMU registers reserved fields protected from writing. simons 8061d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
884 code cleaning - a lot of global variables moved to runtime struct markom 8061d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
805 kbd, fb, vga devices now uses scheduler markom 8152d 20h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
728 tick timer works with scheduler markom 8186d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8217d 14h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
624 Added logging of writes/read to/from SPR registers. ivang 8224d 11h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8233d 04h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
572 Some new bugs fixed. simons 8238d 06h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
561 Tick timer is not connected to PIC. simons 8239d 10h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
518 some more performance optimizations markom 8248d 12h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
517 some performance optimizations markom 8248d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
515 uart test updated; simprintf updated markom 8248d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
511 new reporting system markom 8249d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
479 connection with gdb repaired; temp_except_delay removed; lot of except and debug code cleaned; sys 203 causes stall under gdb; non-sim memory area log bug fixed markom 8264d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
464 Some small bugs fixed. simons 8265d 05h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
450 Exceptions are allways enabled. simons 8269d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
381 number display is more strict with 0x prefix with hex numbers markom 8286d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
378 cleanup in testbench; pc divided into ppc and npc markom 8286d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
371 steps toward joining or32.c and opcode/or32.h of or1ksim and gdb; decode.c moved to or32.c markom 8287d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
292 Added TT and PIC SPRs to the status (info command) lampret 8307d 01h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8311d 17h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
255 mtspr() now correctly sets value to register erez 8313d 13h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
242 removed GlobalMode markom 8318d 19h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8368d 00h /or1k/tags/rel-0-3-0-rc1/or1ksim/cpu/or1k/sprs.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.