OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] - Rev 418

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8283d 13h /or1k/tags/rel-0-3-0-rc2
417 ITLB test tested on simulator. simons 8284d 10h /or1k/tags/rel-0-3-0-rc2
416 IMMU bugs fixed. simons 8284d 10h /or1k/tags/rel-0-3-0-rc2
415 DTLB test tested on simulator. simons 8285d 11h /or1k/tags/rel-0-3-0-rc2
414 Stack section should not be loaded into mamory. simons 8285d 19h /or1k/tags/rel-0-3-0-rc2
413 some section changes markom 8285d 20h /or1k/tags/rel-0-3-0-rc2
412 *** empty log message *** simons 8285d 21h /or1k/tags/rel-0-3-0-rc2
411 acv uart testsuite now works (without modem test) markom 8286d 00h /or1k/tags/rel-0-3-0-rc2
410 MMU test added. simons 8286d 18h /or1k/tags/rel-0-3-0-rc2
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8287d 00h /or1k/tags/rel-0-3-0-rc2
408 Fixed errant rx_bd_num erez 8287d 21h /or1k/tags/rel-0-3-0-rc2
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8287d 23h /or1k/tags/rel-0-3-0-rc2
405 Stepping trough l.jal and l.jalr fixed. simons 8289d 00h /or1k/tags/rel-0-3-0-rc2
404 is_delayed() is used outside this file. simons 8289d 01h /or1k/tags/rel-0-3-0-rc2
403 Prompt changed because ddd requires (gdb). simons 8289d 01h /or1k/tags/rel-0-3-0-rc2
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8289d 05h /or1k/tags/rel-0-3-0-rc2
401 *** empty log message *** simons 8292d 15h /or1k/tags/rel-0-3-0-rc2
400 force_dslot_fetch does not work - allways zero. simons 8292d 15h /or1k/tags/rel-0-3-0-rc2
399 Trap insn couses break after exits ex_insn. simons 8292d 15h /or1k/tags/rel-0-3-0-rc2
398 added register field defines ivang 8294d 20h /or1k/tags/rel-0-3-0-rc2
397 removed or16 architecture markom 8294d 22h /or1k/tags/rel-0-3-0-rc2
396 added missing file markom 8295d 00h /or1k/tags/rel-0-3-0-rc2
395 removed obsolete dependency and history from cpu section markom 8295d 02h /or1k/tags/rel-0-3-0-rc2
394 dependency joined with dependstats; history moved to sim section markom 8295d 03h /or1k/tags/rel-0-3-0-rc2
393 messages: exception on many places changed to abort markom 8295d 03h /or1k/tags/rel-0-3-0-rc2
391 Fixed except_stop width and fixed EX PC for 1400444f no-ops. lampret 8295d 11h /or1k/tags/rel-0-3-0-rc2
390 Changed instantiation name of VS RAMs. lampret 8295d 13h /or1k/tags/rel-0-3-0-rc2
389 Changed default delay for load and store in superscalar cpu. lampret 8295d 13h /or1k/tags/rel-0-3-0-rc2
388 Added comments for cpu section. lampret 8295d 13h /or1k/tags/rel-0-3-0-rc2
387 Now FPGA and ASIC target are separate. lampret 8295d 14h /or1k/tags/rel-0-3-0-rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.