OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or32] - Rev 1584

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1584 usability improvments phoenix 6842d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1577 gcc4 compile fix nogj 6862d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1576 configure updates phoenix 6863d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1557 Fix most warnings issued by gcc4 nogj 6886d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1554 fixed l.maci encoding phoenix 6904d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1551 Remove the pcprev global nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1549 Spelling fixes nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1544 Print the exit code in decimal, like with the complex execution nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1543 Try to find a symbolic name of the location where we crashed nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1542 Print stackdump to stderr instead of stdout nogj 6948d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6948d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1526 Fix a very outdated comment nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1514 Fix compileation with --enable-execution=simple nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1513 Remove the flag global nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6953d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1487 Remove useless *breakpoint argument from the {set,eval}_direct* functions nogj 6991d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 6996d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1484 Use the {set,eval}_direct* functions where they are supposed to be used nogj 7002d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1483 Remove fixed pagesize limitation from the recompiler nogj 7017d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1482 Fix instruction counter nogj 7017d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7017d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7017d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1474 * Building op.S and op.o depend on op_t_reg_mov_op.h
* Clean generated files produced by the recompiler		 nogj 7017d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.