OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu/] [or32] - Rev 1662

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1662 Have sign extenstion operations use op_2t.h to generate the combination of
operations that operate on the different temporaries
nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1661 Have arithetic operations use op_2t.h and op_3t.h to generate the combination of
operations that operate on the different temporaries
nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1660 Create an op_3t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on three tempraries to the op_3t_op.h file from op.c
nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1659 Forgot cvs add ... nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1658 Create an op_2t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on two tempraries to the op_2t_op.h file from op.c
nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1657 Create an op_1t.h file that automagically creates all the combinations of
operations depending on the number of tempraries availible. Move operations
that operate on one temprary to the op_1t_op.h file from op.c
nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1656 Pass the instruction operands as part of the op_queue structure. nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1653 Dump the name of the unknown relocation. nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1651 Remove usesless (that give zero information) calls to debug(). nogj 6750d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1605 Execute l.ff1 instruction nogj 6812d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1597 Fix parsing the destination register nogj 6824d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1590 Added l.fl1 lampret 6827d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1584 usability improvments phoenix 6842d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1577 gcc4 compile fix nogj 6862d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1576 configure updates phoenix 6863d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1557 Fix most warnings issued by gcc4 nogj 6886d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1554 fixed l.maci encoding phoenix 6904d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1551 Remove the pcprev global nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.
nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1549 Spelling fixes nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1547 Use an array to keep track of the recompiled pages instead of a linked list nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1544 Print the exit code in decimal, like with the complex execution nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1543 Try to find a symbolic name of the location where we crashed nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1542 Print stackdump to stderr instead of stdout nogj 6948d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6948d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6953d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1526 Fix a very outdated comment nogj 6953d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6953d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6953d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32
1514 Fix compileation with --enable-execution=simple nogj 6953d 14h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu/or32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.