OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 692

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
692 stats data is now initialized; should fix some problems with caches, etc markom 8180d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
680 num_opcodes better because of linking. ivang 8182d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8182d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
678 some minor improvements markom 8184d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
677 executed log output looks nicer (and more correct :)) markom 8185d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
676 update of shared files markom 8185d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
675 register output added to sw executed log markom 8185d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
672 advanced exe_log functionality added markom 8185d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
671 wrong version was restored markom 8185d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
662 GNU binutils merge. ivang 8189d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8196d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
638 TLBTR CI bit is now working properly. simons 8198d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
631 Real cache access is simulated now. simons 8201d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
630 some bug fixes in store buffer analysis markom 8202d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
629 typo fixed markom 8202d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
627 or32 restored markom 8202d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
626 store buffer added markom 8202d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
624 Added logging of writes/read to/from SPR registers. ivang 8202d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
623 update based on recent changes; arithmetic instructions does not modify carry yet markom 8202d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
620 use ARITH_SET_FLAG to turn off set flag by arith. instructions markom 8203d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
619 all test pass, after newest changes markom 8203d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8205d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8208d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
606 raw register range bug fixed; acv_uart test passes markom 8210d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
605 simulator prints out a message, when gdb is not attached and stall occurs; OV flag fixed markom 8210d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8210d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8211d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
599 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8211d 15h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
587 gdb messages disabled markom 8213d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.