OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [cpu] - Rev 726

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
726 Fixed building problem. ivang 8165d 17h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
722 floating point registers are obsolete; GPRs should be used instead markom 8165d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
720 single floating point support added markom 8165d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
717 some minor improvements markom 8166d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
714 do_stats introduced for faster no-stats execution markom 8167d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8167d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
712 eval_operand and set_operand functions are being generated markom 8170d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
709 eval_operands is now being generated markom 8171d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8171d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
703 small optimizations to dissasemble markom 8172d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
702 Initial coding of ethernet simulator model finished. ivang 8173d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
694 immediate stats added markom 8180d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
693 exception info is outputted only in verbose mode markom 8180d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
692 stats data is now initialized; should fix some problems with caches, etc markom 8180d 01h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
680 num_opcodes better because of linking. ivang 8182d 16h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
679 extern CONST int num_opcodes -> extern CONST unsigned int or32_num_opcodes. ivang 8182d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
678 some minor improvements markom 8184d 18h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
677 executed log output looks nicer (and more correct :)) markom 8184d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
676 update of shared files markom 8184d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
675 register output added to sw executed log markom 8184d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
672 advanced exe_log functionality added markom 8185d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
671 wrong version was restored markom 8185d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
662 GNU binutils merge. ivang 8188d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 19h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8195d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
638 TLBTR CI bit is now working properly. simons 8198d 12h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
631 Real cache access is simulated now. simons 8201d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
630 some bug fixes in store buffer analysis markom 8201d 20h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
629 typo fixed markom 8201d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu
627 or32 restored markom 8202d 00h /or1k/tags/rel-0-3-0-rc2/or1ksim/cpu

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.