OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2/] [or1ksim/] [testbench/] - Rev 837

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
837 Configuration for ethernet testcase. ivang 8102d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8102d 02h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
826 or32-uclinux target added markom 8109d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
802 Cache and tick timer tests fixed. simons 8122d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
733 Fixed configuration. ivang 8150d 03h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
730 tick section is now obsolete; update your .cfg files! markom 8151d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
715 dhrystones strcmp repaired markom 8153d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
705 Updated changed registers. ivang 8159d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
702 Initial coding of ethernet simulator model finished. ivang 8159d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
699 Simprintf bug fixed again. simons 8163d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
698 Simprintf bug fixed again. simons 8163d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
697 Simprintf bug fixed again. simons 8163d 23h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
690 update markom 8166d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
678 some minor improvements markom 8171d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
677 executed log output looks nicer (and more correct :)) markom 8171d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
664 very simple PS/2 keyboard model with associated test added markom 8174d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
648 fb now works in system memory markom 8180d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
647 some changes to fb to make it compatible with HW markom 8181d 05h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
645 simple frame buffer peripheral with test added markom 8181d 10h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
639 MMU cache inhibit bit test added. simons 8184d 22h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
631 Real cache access is simulated now. simons 8187d 21h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
622 Cache test works on hardware. simons 8189d 07h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
621 Cache test works on hardware. simons 8189d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
619 all test pass, after newest changes markom 8189d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
616 flags test added markom 8192d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8192d 04h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
612 Tick timer period extended to meet real timing. simons 8193d 09h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8194d 11h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
608 Range exception removed from test. simons 8195d 06h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench
604 mul test repaired - signed multiplication; obsolete pic test removed; make check pass markom 8196d 08h /or1k/tags/rel-0-3-0-rc2/or1ksim/testbench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.