OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 1534

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1534 Import of Glibc robertmh 6952d 06h /or1k/tags/rel-0-3-0-rc2
1533 Add missing newline at EOF robertmh 6953d 04h /or1k/tags/rel-0-3-0-rc2
1532 Add pretty spr dumping code nogj 6954d 09h /or1k/tags/rel-0-3-0-rc2
1531 Remove non-trigerable out-of-range checks nogj 6954d 09h /or1k/tags/rel-0-3-0-rc2
1530 Move the checking of the debug channel into the TRACE() macro nogj 6954d 09h /or1k/tags/rel-0-3-0-rc2
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6955d 11h /or1k/tags/rel-0-3-0-rc2
1528 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu and Girish Venkatar nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1526 Fix a very outdated comment nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1523 Bring config files up-to-date with recent changes nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1522 Add the cycles debug channel to print the value of the cycle counter before each line nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1521 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given debug channel nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1520 Remove unused code nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1519 Add a usefull trace to the mc nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1518 Print a '\n' at the end of the trace nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1517 Use uint8_t instead of char nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1516 Make non-writeable memory writeable by the debug core nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1515 Use the new debug channel code instead of a compile time macro nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1514 Fix compileation with --enable-execution=simple nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1513 Remove the flag global nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1511 Fix typo nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1510 Create a seporate debug channel to dump exceptions to nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1509 Remove 08 prefix from PRIdREG nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1507 Use readline by default if it is availible nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6955d 17h /or1k/tags/rel-0-3-0-rc2
1505 Make output clearer nogj 6970d 16h /or1k/tags/rel-0-3-0-rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.