OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 452

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
452 Added mc tests. ivang 8249d 03h /or1k/tags/rel-0-3-0-rc2
451 each test should define its own LDFLAGS markom 8249d 04h /or1k/tags/rel-0-3-0-rc2
450 Exceptions are allways enabled. simons 8249d 06h /or1k/tags/rel-0-3-0-rc2
449 MMU test configuration. simons 8250d 07h /or1k/tags/rel-0-3-0-rc2
448 Permission test added. simons 8250d 07h /or1k/tags/rel-0-3-0-rc2
447 ITLBMR register bit fields set in order. simons 8250d 08h /or1k/tags/rel-0-3-0-rc2
446 ITLBMR register bit fields set in order. simons 8250d 08h /or1k/tags/rel-0-3-0-rc2
445 Reading GPIO input reg now also returns values on output bits erez 8250d 09h /or1k/tags/rel-0-3-0-rc2
444 Added GPIO simulation erez 8250d 18h /or1k/tags/rel-0-3-0-rc2
443 Text and data sections are put in ram. simons 8250d 22h /or1k/tags/rel-0-3-0-rc2
442 VAPI can now accept requests for different device ids on the same stream erez 8251d 01h /or1k/tags/rel-0-3-0-rc2
441 Two instructions removed from reset wrapper to save space. simons 8251d 01h /or1k/tags/rel-0-3-0-rc2
440 Changed VAPI device ID in log file to 16 bits erez 8251d 02h /or1k/tags/rel-0-3-0-rc2
439 Added "fake" JTAG proxy log to vapi log file erez 8251d 02h /or1k/tags/rel-0-3-0-rc2
438 ITLB -> DTLB lapsus fixed. simons 8251d 02h /or1k/tags/rel-0-3-0-rc2
437 When lsu instruction produce exception registers are preserved. simons 8251d 02h /or1k/tags/rel-0-3-0-rc2
436 Copying from flash to ram only when there is 0xff on address 0. simons 8251d 02h /or1k/tags/rel-0-3-0-rc2
435 Initial revision. simons 8251d 05h /or1k/tags/rel-0-3-0-rc2
434 isblank changed to isspace markom 8251d 07h /or1k/tags/rel-0-3-0-rc2
433 clkcycle parameter added to configuration markom 8251d 08h /or1k/tags/rel-0-3-0-rc2
432 added missing basic.S file markom 8251d 08h /or1k/tags/rel-0-3-0-rc2
431 stepping over breakpoint added markom 8251d 09h /or1k/tags/rel-0-3-0-rc2
430 dpfault and ipfault exceptions implemented markom 8252d 01h /or1k/tags/rel-0-3-0-rc2
429 cache configuration added markom 8252d 02h /or1k/tags/rel-0-3-0-rc2
428 cache configuration added markom 8252d 02h /or1k/tags/rel-0-3-0-rc2
427 memory_table status output; some bugs fixed in configuration loading markom 8252d 03h /or1k/tags/rel-0-3-0-rc2
426 memory logging added markom 8252d 03h /or1k/tags/rel-0-3-0-rc2
425 immu and dmmu configurations added markom 8252d 04h /or1k/tags/rel-0-3-0-rc2
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8252d 06h /or1k/tags/rel-0-3-0-rc2
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8253d 01h /or1k/tags/rel-0-3-0-rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.