OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 73

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8696d 08h /or1k/tags/rel-0-3-0-rc2
72 Added 'how to build GNU tools' lampret 8701d 09h /or1k/tags/rel-0-3-0-rc2
71 Clean two typos. lampret 8706d 11h /or1k/tags/rel-0-3-0-rc2
70 Basic setjmp/longjmp are ready. lampret 8706d 11h /or1k/tags/rel-0-3-0-rc2
69 Sim debug. lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
67 Added simulator "application load". lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
65 Added DMMU stats. lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
64 SPR bit definition moved to spr_defs.h. lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
62 OR1K DMMU model. lampret 8708d 09h /or1k/tags/rel-0-3-0-rc2
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8723d 03h /or1k/tags/rel-0-3-0-rc2
60 Memory model changed. lampret 8743d 12h /or1k/tags/rel-0-3-0-rc2
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8743d 23h /or1k/tags/rel-0-3-0-rc2
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8749d 21h /or1k/tags/rel-0-3-0-rc2
55 Added 'dv' command for dumping memory as verilog model. lampret 8759d 09h /or1k/tags/rel-0-3-0-rc2
54 Regular maintenance. lampret 8759d 09h /or1k/tags/rel-0-3-0-rc2
53 Added setjmp/longjmp. lampret 8764d 09h /or1k/tags/rel-0-3-0-rc2
52 Comment character changed. lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
51 Exception detection changed a bit. lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
50 Added CURINSN macro. lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
49 Changed simulation mode to non-virtual (real). lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
48 Added CCR. lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
47 Added interrupt recognition and better memory dump. lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
46 Added srand(). lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
45 Added NONE. lampret 8820d 05h /or1k/tags/rel-0-3-0-rc2
44 %s bug fixed. lampret 8825d 10h /or1k/tags/rel-0-3-0-rc2
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8830d 14h /or1k/tags/rel-0-3-0-rc2
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8830d 14h /or1k/tags/rel-0-3-0-rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.