OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc2] - Rev 768

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
768 This commit was generated by cvs2svn to compensate for changes in r767,
which included commits to RCS files with non-trunk default branches.
lampret 8147d 05h /or1k/tags/rel-0-3-0-rc2
766 Color bits position changed. simons 8147d 10h /or1k/tags/rel-0-3-0-rc2
765 Kernel source files changed to enable allocation of blocks sizes above 1M. simons 8147d 12h /or1k/tags/rel-0-3-0-rc2
764 Some further changes. simons 8147d 13h /or1k/tags/rel-0-3-0-rc2
763 FTP and telnet working on or1ksim. simons 8148d 04h /or1k/tags/rel-0-3-0-rc2
762 Mistake fixed. simons 8151d 16h /or1k/tags/rel-0-3-0-rc2
761 Checksum calculation fixed. simons 8151d 17h /or1k/tags/rel-0-3-0-rc2
760 Fixed defines for running on XSV800 at 10MHz lampret 8152d 04h /or1k/tags/rel-0-3-0-rc2
759 Explained 10MHz. Fixed directory name. lampret 8152d 04h /or1k/tags/rel-0-3-0-rc2
758 Fixed relative/absolute paths. Changed soem file names. lampret 8152d 04h /or1k/tags/rel-0-3-0-rc2
757 Removed or1ksim binary. Properly is to compile it and install it. lampret 8152d 04h /or1k/tags/rel-0-3-0-rc2
756 Changed clock from 12.5MHz to 10MHz. lampret 8152d 04h /or1k/tags/rel-0-3-0-rc2
755 This commit was generated by cvs2svn to compensate for changes in r754,
which included commits to RCS files with non-trunk default branches.
lampret 8152d 05h /or1k/tags/rel-0-3-0-rc2
753 Memory map and interrupt settings changed to fit new hw. simons 8152d 06h /or1k/tags/rel-0-3-0-rc2
752 Fixed some typos lampret 8152d 09h /or1k/tags/rel-0-3-0-rc2
751 This commit was generated by cvs2svn to compensate for changes in r750,
which included commits to RCS files with non-trunk default branches.
lampret 8152d 09h /or1k/tags/rel-0-3-0-rc2
749 This commit was generated by cvs2svn to compensate for changes in r748,
which included commits to RCS files with non-trunk default branches.
lampret 8152d 09h /or1k/tags/rel-0-3-0-rc2
747 First import of the "new" XESS XSV environment. lampret 8152d 09h /or1k/tags/rel-0-3-0-rc2
746 First import of the "new" XESS XSV environment. lampret 8152d 09h /or1k/tags/rel-0-3-0-rc2
745 ifconfig route and ping tested on or1ksim. simons 8156d 06h /or1k/tags/rel-0-3-0-rc2
744 Some changes and fixes. simons 8156d 06h /or1k/tags/rel-0-3-0-rc2
743 Ping is working on or1ksim. simons 8156d 07h /or1k/tags/rel-0-3-0-rc2
742 Added status info dump. ivang 8158d 15h /or1k/tags/rel-0-3-0-rc2
741 Added dump of MC status. ivang 8158d 15h /or1k/tags/rel-0-3-0-rc2
740 Serial baud rate define used for uart config. simons 8159d 09h /or1k/tags/rel-0-3-0-rc2
739 Console setup fixed. simons 8159d 09h /or1k/tags/rel-0-3-0-rc2
738 *** empty log message *** ivang 8159d 15h /or1k/tags/rel-0-3-0-rc2
737 Added alternative for critical path in DU. lampret 8160d 02h /or1k/tags/rel-0-3-0-rc2
736 Changed generation of SPR address. Now it is ORed from base and offset instead of a sum. lampret 8163d 01h /or1k/tags/rel-0-3-0-rc2
735 Fixed async loop. Changed multiplier type for ASIC. lampret 8163d 01h /or1k/tags/rel-0-3-0-rc2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.