OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] [or1200/] [rtl/] [verilog] - Rev 328

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8279d 19h /or1k/tags/rel_1/or1200/rtl/verilog
316 Fixed exceptions. lampret 8281d 17h /or1k/tags/rel_1/or1200/rtl/verilog
271 Added missing endif lampret 8286d 06h /or1k/tags/rel_1/or1200/rtl/verilog
265 Modified virtual silicon instantiations. lampret 8289d 02h /or1k/tags/rel_1/or1200/rtl/verilog
220 Fixed parameters in generic sprams. lampret 8300d 01h /or1k/tags/rel_1/or1200/rtl/verilog
219 Fixed sensitivity list. lampret 8301d 03h /or1k/tags/rel_1/or1200/rtl/verilog
218 Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF. lampret 8301d 03h /or1k/tags/rel_1/or1200/rtl/verilog
217 Fixed some synthesis warnings. Configured with caches and MMUs. lampret 8302d 21h /or1k/tags/rel_1/or1200/rtl/verilog
216 No longer needed. lampret 8308d 08h /or1k/tags/rel_1/or1200/rtl/verilog
215 MP3 version. lampret 8308d 08h /or1k/tags/rel_1/or1200/rtl/verilog
210 Updated debug. More cleanup. Added MAC. lampret 8321d 16h /or1k/tags/rel_1/or1200/rtl/verilog
209 Update debug. lampret 8323d 21h /or1k/tags/rel_1/or1200/rtl/verilog
205 Adding debug capabilities. Half done. lampret 8329d 16h /or1k/tags/rel_1/or1200/rtl/verilog
203 Updated from xess branch. lampret 8333d 21h /or1k/tags/rel_1/or1200/rtl/verilog
176 IC enable/disable. lampret 8366d 13h /or1k/tags/rel_1/or1200/rtl/verilog
172 Removing obsolete files. lampret 8370d 17h /or1k/tags/rel_1/or1200/rtl/verilog
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8370d 17h /or1k/tags/rel_1/or1200/rtl/verilog
168 Major clean-up. lampret 8374d 07h /or1k/tags/rel_1/or1200/rtl/verilog
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8392d 17h /or1k/tags/rel_1/or1200/rtl/verilog
163 Forgot files.f file. lampret 8394d 20h /or1k/tags/rel_1/or1200/rtl/verilog
161 Development version of RTL. Libraries are missing. lampret 8394d 20h /or1k/tags/rel_1/or1200/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.