OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_1/] [or1200] - Rev 216

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
216 No longer needed. lampret 8337d 20h /or1k/tags/rel_1/or1200
215 MP3 version. lampret 8337d 20h /or1k/tags/rel_1/or1200
210 Updated debug. More cleanup. Added MAC. lampret 8351d 05h /or1k/tags/rel_1/or1200
209 Update debug. lampret 8353d 10h /or1k/tags/rel_1/or1200
205 Adding debug capabilities. Half done. lampret 8359d 05h /or1k/tags/rel_1/or1200
203 Updated from xess branch. lampret 8363d 10h /or1k/tags/rel_1/or1200
180 Updated debug. lampret 8376d 09h /or1k/tags/rel_1/or1200
179 Sim run script lampret 8396d 01h /or1k/tags/rel_1/or1200
178 Some test code lampret 8396d 01h /or1k/tags/rel_1/or1200
177 Improved wb_sram model lampret 8396d 01h /or1k/tags/rel_1/or1200
176 IC enable/disable. lampret 8396d 02h /or1k/tags/rel_1/or1200
172 Removing obsolete files. lampret 8400d 06h /or1k/tags/rel_1/or1200
171 Added monitor.v and timescale.v lampret 8400d 06h /or1k/tags/rel_1/or1200
170 Added cfg regs. Moved all defines into one defines.v file. More cleanup. lampret 8400d 06h /or1k/tags/rel_1/or1200
169 Fixed memory cells. Moved monitor.h into monitor.v lampret 8400d 06h /or1k/tags/rel_1/or1200
168 Major clean-up. lampret 8403d 20h /or1k/tags/rel_1/or1200
166 Fixed RAM's oen bug. Cache bypass under development. lampret 8422d 06h /or1k/tags/rel_1/or1200
165 Added variable ack of WB transfers (see NODELAY_WBx). lampret 8422d 06h /or1k/tags/rel_1/or1200
164 *** empty log message *** lampret 8424d 09h /or1k/tags/rel_1/or1200
163 Forgot files.f file. lampret 8424d 09h /or1k/tags/rel_1/or1200
162 Benches (under development). lampret 8424d 09h /or1k/tags/rel_1/or1200
161 Development version of RTL. Libraries are missing. lampret 8424d 09h /or1k/tags/rel_1/or1200
160 simulation script lampret 8424d 09h /or1k/tags/rel_1/or1200
159 synthesis scripts lampret 8424d 09h /or1k/tags/rel_1/or1200
117 changed some SPR addresses, added load/store data debug match condition, fixed some typos. lampret 8476d 22h /or1k/tags/rel_1/or1200
112 A lot of changes. lampret 8480d 23h /or1k/tags/rel_1/or1200
111 Too many changes to count. See revision insde docs. lampret 8481d 00h /or1k/tags/rel_1/or1200
96 First import. lampret 8503d 23h /or1k/tags/rel_1/or1200

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.