OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10] - Rev 1035

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1035 Added optional l.div/l.divu insns. By default they are disabled. lampret 7980d 17h /or1k/tags/rel_10
1034 Fixed encoding for l.div/l.divu. lampret 7980d 20h /or1k/tags/rel_10
1033 If SR[CY] implemented with OR1200_IMPL_ADDC enabled, l.add/l.addi also set SR[CY]. lampret 7981d 03h /or1k/tags/rel_10
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7981d 17h /or1k/tags/rel_10
1031 Setting phy to 10Mbps full duplex. simons 7982d 08h /or1k/tags/rel_10
1030 Ethernet configured for 10Mbps. simons 7983d 05h /or1k/tags/rel_10
1029 Typing error fixed. simons 7983d 05h /or1k/tags/rel_10
1028 Import. ivang 7983d 05h /or1k/tags/rel_10
1027 PRINTF/printf mess fixed. simons 7983d 13h /or1k/tags/rel_10
1026 rtems-20020807 import ivang 7983d 23h /or1k/tags/rel_10
1025 PRINTF/printf mess fixed. simons 7984d 02h /or1k/tags/rel_10
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7984d 11h /or1k/tags/rel_10
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7984d 22h /or1k/tags/rel_10
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7985d 00h /or1k/tags/rel_10
1021 *** empty log message *** rherveille 7989d 03h /or1k/tags/rel_10
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 7989d 03h /or1k/tags/rel_10
1019 fixed some bugs detected by Bender hardware rherveille 7989d 03h /or1k/tags/rel_10
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7989d 10h /or1k/tags/rel_10
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7989d 10h /or1k/tags/rel_10
1016 64 bytes is the smallest packet size. simons 7990d 02h /or1k/tags/rel_10
1015 Host type was not recognized. simons 7990d 12h /or1k/tags/rel_10
1014 added _JBLEN definition for or1k ivang 7991d 02h /or1k/tags/rel_10
1013 ORP architecture supported. simons 7991d 04h /or1k/tags/rel_10
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7991d 21h /or1k/tags/rel_10
1010 Import ivang 7996d 00h /or1k/tags/rel_10
1009 Import ivang 7996d 00h /or1k/tags/rel_10
1008 Import ivang 7996d 01h /or1k/tags/rel_10
1007 Import ivang 7996d 01h /or1k/tags/rel_10
1006 Import ivang 7996d 01h /or1k/tags/rel_10
1005 Import ivang 7996d 01h /or1k/tags/rel_10

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.