OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_10] - Rev 88

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Update. lampret 8567d 16h /or1k/tags/rel_10
87 Files required for creation of html files. lampret 8567d 17h /or1k/tags/rel_10
86 Added dh command. lampret 8567d 17h /or1k/tags/rel_10
85 Added dumphex. lampret 8567d 17h /or1k/tags/rel_10
84 Update. lampret 8567d 17h /or1k/tags/rel_10
83 Updates. lampret 8567d 17h /or1k/tags/rel_10
82 Changed pctemp to pcnext. lampret 8567d 17h /or1k/tags/rel_10
80 First import. lampret 8595d 12h /or1k/tags/rel_10
79 Data and instruction cache simulation added. lampret 8597d 09h /or1k/tags/rel_10
78 (i/d)tlb_status lampret 8720d 23h /or1k/tags/rel_10
77 Regular update. lampret 8720d 23h /or1k/tags/rel_10
76 regular update lampret 8720d 23h /or1k/tags/rel_10
75 simgetstr added. eval_mem32 replaced with evalsim_mem32. lampret 8720d 23h /or1k/tags/rel_10
74 Same as DMMU. lampret 8727d 22h /or1k/tags/rel_10
73 Fixed all bugs. Now more or less works. IMMU still has some problems (exception start). lampret 8727d 22h /or1k/tags/rel_10
72 Added 'how to build GNU tools' lampret 8732d 23h /or1k/tags/rel_10
71 Clean two typos. lampret 8738d 01h /or1k/tags/rel_10
70 Basic setjmp/longjmp are ready. lampret 8738d 01h /or1k/tags/rel_10
69 Sim debug. lampret 8739d 22h /or1k/tags/rel_10
68 Added hook for l.sys 204. Changed SPR of flag (no more CCR) lampret 8739d 23h /or1k/tags/rel_10
67 Added simulator "application load". lampret 8739d 23h /or1k/tags/rel_10
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8739d 23h /or1k/tags/rel_10
65 Added DMMU stats. lampret 8739d 23h /or1k/tags/rel_10
64 SPR bit definition moved to spr_defs.h. lampret 8739d 23h /or1k/tags/rel_10
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8739d 23h /or1k/tags/rel_10
62 OR1K DMMU model. lampret 8739d 23h /or1k/tags/rel_10
61 2000-09-26 Joel Sherrill <joel@OARcorp.com>

* libc/sys/rtems/include/pthread.h: Added file missed by earlier
commit of RTEMS modifications.		 joel 8754d 17h /or1k/tags/rel_10
60 Memory model changed. lampret 8775d 02h /or1k/tags/rel_10
59 2000-09-05 Joel Sherrill <joel@OARcorp.com>

* Merged newlib-1.8.2-rtems-20000905.diff which includes
or16 and or32 configuration support.		 joel 8775d 13h /or1k/tags/rel_10
57 This commit was generated by cvs2svn to compensate for changes in r56, which
included commits to RCS files with non-trunk default branches.		 joel 8781d 11h /or1k/tags/rel_10

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.