OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_12] - Rev 428

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
428 cache configuration added markom 8316d 01h /or1k/tags/rel_12
427 memory_table status output; some bugs fixed in configuration loading markom 8316d 02h /or1k/tags/rel_12
426 memory logging added markom 8316d 02h /or1k/tags/rel_12
425 immu and dmmu configurations added markom 8316d 03h /or1k/tags/rel_12
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8316d 05h /or1k/tags/rel_12
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8317d 01h /or1k/tags/rel_12
422 Data section is put to flash when loading. simons 8317d 03h /or1k/tags/rel_12
421 aadded missing file markom 8317d 03h /or1k/tags/rel_12
420 Jump bug fixed. simons 8317d 05h /or1k/tags/rel_12
419 Added config parameter vapi.log_device_id erez 8317d 18h /or1k/tags/rel_12
418 Renamed ethernet's RX_BD_NUM to TX_BD_NUM (following change in original files) erez 8317d 18h /or1k/tags/rel_12
417 ITLB test tested on simulator. simons 8318d 16h /or1k/tags/rel_12
416 IMMU bugs fixed. simons 8318d 16h /or1k/tags/rel_12
415 DTLB test tested on simulator. simons 8319d 16h /or1k/tags/rel_12
414 Stack section should not be loaded into mamory. simons 8320d 00h /or1k/tags/rel_12
413 some section changes markom 8320d 02h /or1k/tags/rel_12
412 *** empty log message *** simons 8320d 03h /or1k/tags/rel_12
411 acv uart testsuite now works (without modem test) markom 8320d 06h /or1k/tags/rel_12
410 MMU test added. simons 8320d 23h /or1k/tags/rel_12
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8321d 06h /or1k/tags/rel_12
408 Fixed errant rx_bd_num erez 8322d 02h /or1k/tags/rel_12
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8322d 05h /or1k/tags/rel_12
405 Stepping trough l.jal and l.jalr fixed. simons 8323d 06h /or1k/tags/rel_12
404 is_delayed() is used outside this file. simons 8323d 06h /or1k/tags/rel_12
403 Prompt changed because ddd requires (gdb). simons 8323d 06h /or1k/tags/rel_12
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8323d 11h /or1k/tags/rel_12
401 *** empty log message *** simons 8326d 21h /or1k/tags/rel_12
400 force_dslot_fetch does not work - allways zero. simons 8326d 21h /or1k/tags/rel_12
399 Trap insn couses break after exits ex_insn. simons 8326d 21h /or1k/tags/rel_12
398 added register field defines ivang 8329d 02h /or1k/tags/rel_12

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.