OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_15/] - Rev 1765

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5565d 02h /or1k/tags/rel_15
1201 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7536d 17h /tags/rel_15
1200 mbist signals updated according to newest convention markom 7536d 17h /trunk
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7540d 18h /trunk
1198 make it compile on RH 8,9 phoenix 7566d 08h /trunk
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7571d 13h /trunk
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7571d 15h /trunk
1195 made the project file a little bit more universal dries 7571d 16h /trunk
1194 correct all the syntax errors dries 7571d 16h /trunk
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7571d 16h /trunk
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7571d 18h /trunk
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7571d 18h /trunk
1188 Added support for rams with byte write access. simons 7587d 16h /trunk
1186 Added support for rams with byte write access. simons 7588d 15h /trunk
1184 Scan signals mess fixed. simons 7595d 08h /trunk
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7600d 00h /trunk
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7600d 02h /trunk
1179 BIST interface added for Artisan memory instances. simons 7603d 11h /trunk
1178 avoid another immu exception that should not happen phoenix 7632d 23h /trunk
1177 more informative output phoenix 7634d 06h /trunk
1176 Added comments. damonb 7634d 21h /trunk
1174 fix for immu exceptions that never should have happened phoenix 7636d 01h /trunk
1170 Added support for l.addc instruction. csanchez 7644d 05h /trunk
1169 Added support for l.addc instruction. csanchez 7644d 05h /trunk
1168 Added explicit alignment expressions. csanchez 7649d 15h /trunk
1167 Corrected offset of TSS field within task_struct. csanchez 7649d 15h /trunk
1166 Fixed problem with relocations of non-allocated sections. csanchez 7649d 15h /trunk
1165 timeout bug fixed; contribution by Carlos markom 7666d 09h /trunk
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7669d 22h /trunk
1160 added missing .rodata.* section into rom linker script phoenix 7700d 22h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.