OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] - Rev 281

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
281 First import. simons 8288d 17h /or1k/tags/rel_16
280 Some mp3 examples. simons 8288d 19h /or1k/tags/rel_16
279 *** empty log message *** simons 8288d 19h /or1k/tags/rel_16
278 *** empty log message *** simons 8288d 19h /or1k/tags/rel_16
277 *** empty log message *** simons 8288d 20h /or1k/tags/rel_16
276 Moved to different folder. simons 8288d 20h /or1k/tags/rel_16
275 This are temporary files. simons 8288d 20h /or1k/tags/rel_16
274 *** empty log message *** simons 8288d 20h /or1k/tags/rel_16
273 This are temporary files. simons 8288d 20h /or1k/tags/rel_16
272 Moved to separate folder. simons 8288d 21h /or1k/tags/rel_16
271 Added missing endif lampret 8288d 23h /or1k/tags/rel_16
270 some speedups, when debug module is disabled markom 8289d 07h /or1k/tags/rel_16
269 added labels; corrected false if clause, preventing to fill iqueue markom 8289d 07h /or1k/tags/rel_16
268 First import. lampret 8289d 19h /or1k/tags/rel_16
267 First import. lampret 8289d 19h /or1k/tags/rel_16
266 First import. lampret 8289d 19h /or1k/tags/rel_16
265 Modified virtual silicon instantiations. lampret 8291d 19h /or1k/tags/rel_16
264 updated cpu config section; added sim config section markom 8292d 00h /or1k/tags/rel_16
263 configure for cpu; modified command line options markom 8292d 01h /or1k/tags/rel_16
262 small bug in build_automata fixed; configure for memory markom 8292d 02h /or1k/tags/rel_16
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8292d 04h /or1k/tags/rel_16
260 Replaced some 8-bit memory access with 32-bit erez 8293d 18h /or1k/tags/rel_16
259 Removed tick/Makefile, which is generated anyway erez 8293d 21h /or1k/tags/rel_16
258 Added Ethernet test; renamed dma to dmatest; commented out missing pic.c erez 8293d 21h /or1k/tags/rel_16
257 Added initial Ethernet simulation (only TX as yet) erez 8293d 21h /or1k/tags/rel_16
256 fixed masked_increase() in dma.c erez 8293d 21h /or1k/tags/rel_16
255 mtspr() now correctly sets value to register erez 8294d 00h /or1k/tags/rel_16
254 Made error report more verbose erez 8294d 00h /or1k/tags/rel_16
253 Made macros slightly more robust erez 8294d 01h /or1k/tags/rel_16
252 Fixed typo erez 8294d 01h /or1k/tags/rel_16

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.