OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_21/] - Rev 201

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
201 readfunc() and writefunc() now use unsigned long values instead of unsigned char. erez 8340d 23h /or1k/tags/rel_21
200 Initial import simons 8344d 07h /or1k/tags/rel_21
199 Initial import simons 8344d 08h /or1k/tags/rel_21
198 Moved from testbench.old simons 8346d 19h /or1k/tags/rel_21
197 This is not used any more. simons 8346d 19h /or1k/tags/rel_21
196 Configuration SPRs added. simons 8346d 19h /or1k/tags/rel_21
195 New test added. simons 8346d 19h /or1k/tags/rel_21
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8347d 03h /or1k/tags/rel_21
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8347d 03h /or1k/tags/rel_21
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8347d 13h /or1k/tags/rel_21
191 Added UART jitter var to sim config chris 8348d 09h /or1k/tags/rel_21
190 Added jitter initialization chris 8348d 09h /or1k/tags/rel_21
189 fixed mode handling for tick facility chris 8348d 09h /or1k/tags/rel_21
188 fixed PIC interrupt controller chris 8348d 09h /or1k/tags/rel_21
187 minor change to clear pending exception chris 8348d 09h /or1k/tags/rel_21
186 major change to UART structure chris 8348d 09h /or1k/tags/rel_21
185 major change to UART code chris 8348d 09h /or1k/tags/rel_21
184 modified decode for trace debugging chris 8348d 09h /or1k/tags/rel_21
183 changed special case for PICSR chris 8348d 09h /or1k/tags/rel_21
182 updated exception handling procedures chris 8348d 09h /or1k/tags/rel_21
181 Added trace/stall commands chris 8348d 09h /or1k/tags/rel_21
180 Updated debug. lampret 8348d 15h /or1k/tags/rel_21
179 Sim run script lampret 8368d 07h /or1k/tags/rel_21
178 Some test code lampret 8368d 07h /or1k/tags/rel_21
177 Improved wb_sram model lampret 8368d 07h /or1k/tags/rel_21
176 IC enable/disable. lampret 8368d 08h /or1k/tags/rel_21
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.		 markom 8369d 03h /or1k/tags/rel_21
174 Few changes that should be done previously:
- machine.h replaced by spr_defs.h
- if reset label does not exist, boot from 0x0100		 markom 8369d 05h /or1k/tags/rel_21
173 - profiler added, use e.g.:
make profiler
./sim -profile -fast executable
./profiler -g [-c]

(no special compiling options necessary)		 markom 8371d 09h /or1k/tags/rel_21
172 Removing obsolete files. lampret 8372d 12h /or1k/tags/rel_21

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.